☆31Oct 2, 2023Updated 2 years ago
Alternatives and similar repositories for UHDM-integration-tests
Users that are interested in UHDM-integration-tests are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆22Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- ☆16May 10, 2019Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆35Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- A simple Python utility for extracting documentation snippets from tutorials.☆14Aug 7, 2023Updated 2 years ago
- ☆18Jan 21, 2026Updated last month
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Filelist generator☆20Updated this week
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago