☆30Oct 2, 2023Updated 3 years ago
Alternatives and similar repositories for UHDM-integration-tests
Users that are interested in UHDM-integration-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- A simple Python utility for extracting documentation snippets from tutorials.☆17May 22, 2026Updated 5 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month
- Extended and external tests for Verilator testing☆19Oct 16, 2026Updated 2 weeks ago
- Cross EDA Abstraction and Automation☆45Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- ☆15May 10, 2019Updated 7 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- Run your tests in a configurable, emulated Linux environment with a custom kernel and access to virtual peripherals☆16Mar 5, 2026Updated 7 months ago
- Library to convert a FASM file into BELs importable into Vivado.☆15Sep 25, 2023Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Oct 21, 2026Updated last week
- ☆21Mar 5, 2023Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆48Oct 6, 2026Updated 3 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- ☆16Oct 14, 2026Updated 2 weeks ago
- A tool for creating HDL-Schematics☆10Updated this week
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- Bluespec SystemVerilog extension for VS Code☆12Feb 6, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Oct 27, 2026Updated last week
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Interface for exposing raw NAND i/o over UART to enable pc-side modification.☆20Jan 28, 2018Updated 8 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year