jiegec / cpuLinks
Microarchitecture diagrams of several CPUs
☆36Updated last month
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- ☆17Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- CPU micro benchmarks☆57Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- ☆41Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- ☆33Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆20Updated this week
- ☆14Updated 2 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- Xiangshan deterministic workloads generator☆19Updated 3 weeks ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Lab assignments for the Agile Hardware Design course☆14Updated last week
- ☆11Updated 3 months ago
- A Hardware Pipeline Description Language☆44Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 5 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year