jiegec / cpuLinks
Microarchitecture diagrams of several CPUs
☆37Updated this week
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- CPU micro benchmarks☆58Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Xiangshan deterministic workloads generator☆19Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last month
- ☆17Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆38Updated last week
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- ☆41Updated 5 months ago
- Lower chisel memories to SRAM macros☆12Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Open-source non-blocking L2 cache☆43Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- ☆33Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆45Updated 2 months ago
- A formalization of the RVWMO (RISC-V) memory model☆33Updated 3 years ago
- ☆20Updated 5 years ago
- ☆35Updated 11 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- ☆20Updated 3 weeks ago