jiegec / cpu
Microarchitecture diagrams of several CPUs
☆35Updated 2 weeks ago
Alternatives and similar repositories for cpu:
Users that are interested in cpu are comparing it to the libraries listed below
- CPU micro benchmarks☆55Updated 2 weeks ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆17Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 2 months ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Being a full-stack hacker, RISCV, LLVM, and more.☆17Updated 3 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Run Rocket Chip on VCU128☆30Updated 5 months ago
- ☆40Updated 3 months ago
- A libgloss replacement for RISC-V that supports HTIF☆35Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆26Updated last month
- ☆18Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated this week
- ☆29Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆14Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- A Flexible Cache Architectural Simulator☆14Updated 4 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆13Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆35Updated this week
- ☆19Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 2 months ago
- ☆35Updated 10 months ago
- Open-source non-blocking L2 cache☆42Updated last week