jiegec / cpuLinks
Microarchitecture diagrams of several CPUs
☆43Updated 2 weeks ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆62Updated 4 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- My knowledge base☆71Updated last week
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Run Rocket Chip on VCU128☆30Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆15Updated 4 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- ☆47Updated 9 months ago
- Yet another toy CPU.☆92Updated last year
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- ☆17Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A formalization of the RVWMO (RISC-V) memory model☆35Updated 3 years ago
- ☆17Updated 7 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated last week
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆74Updated 2 weeks ago
- Asynchronous semantics for architectural simulation and synthesis.☆53Updated last week
- chipyard in mill :P☆77Updated last year
- CQU Dual Issue Machine☆37Updated last year
- ☆17Updated 3 years ago
- Open-source non-blocking L2 cache☆50Updated last week
- ☆62Updated 2 weeks ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago