jiegec / cpuLinks
Microarchitecture diagrams of several CPUs
☆37Updated last month
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- CPU micro benchmarks☆61Updated 2 months ago
- Run Rocket Chip on VCU128☆30Updated 9 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last week
- ☆45Updated 7 months ago
- ☆17Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- ☆20Updated 2 months ago
- chipyard in mill :P☆78Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated last week
- Open-source high-performance non-blocking cache☆87Updated 3 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- A Hardware Pipeline Description Language☆45Updated last month
- CQU Dual Issue Machine☆37Updated last year
- ☆17Updated 5 months ago
- Open-source non-blocking L2 cache☆47Updated last week
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated 3 months ago
- Yet another toy CPU.☆92Updated last year
- My knowledge base☆64Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year