Microarchitecture diagrams of several CPUs
☆46Feb 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for cpu
Users that are interested in cpu are comparing it to the libraries listed below
Sorting:
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- Triton to TVM transpiler.☆23Oct 14, 2024Updated last year
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆13May 8, 2025Updated 9 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- ☆67Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 6 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- CPU micro benchmarks☆76Feb 11, 2026Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- THU Bell on macOS☆28Feb 24, 2020Updated 6 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago