MAdrid1011 / ZirconLinks
☆29Updated 9 months ago
Alternatives and similar repositories for Zircon
Users that are interested in Zircon are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架（龙芯杯2024）☆25Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- 给NEMU移植Linux Kernel!☆21Updated 5 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 7 months ago
- 本项目已被合并至官方Chiplab中☆12Updated 9 months ago
- ☆62Updated last month
- Second Prize in NSCSCC 2024. Out-of-order CPU design from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆21Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Updated last year
- ☆20Updated 5 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- ☆20Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- ☆11Updated 8 months ago
- This is an IDE for YSYX_NPC debuging☆12Updated 11 months ago
- Basic chisel difftest environment for RTL design (WIP☆19Updated 8 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 10 months ago
- ☆67Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆24Updated last month
- CQU Dual Issue Machine☆37Updated last year
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- ☆33Updated 3 months ago
- ☆35Updated 2 years ago
- Documentation for XiangShan Design☆35Updated 3 weeks ago
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago