MAdrid1011 / ZirconView external linksLinks
☆30Jan 23, 2025Updated last year
Alternatives and similar repositories for Zircon
Users that are interested in Zircon are comparing it to the libraries listed below
Sorting:
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆22Sep 14, 2024Updated last year
- ☆15Aug 18, 2022Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- Zircon CPU in 2024☆12Nov 21, 2025Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Jan 2, 2025Updated last year
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- ☆22Aug 11, 2024Updated last year
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- ☆11Dec 23, 2025Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆13May 8, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- ☆15Dec 17, 2025Updated last month
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 4, 2026Updated last week
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago