Alternatives and similar repositories for MicroArchBench

Users that are interested in MicroArchBench are comparing it to the libraries listed below

• OpenXiangShan / GEM5
  ☆125Updated this week
• cry-daniel / Computer-Architecture-Learning
  ☆64Updated 3 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆68Updated 2 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆24Updated 8 months ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• OpenXiangShan / gsim
  ☆65Updated last month
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆19Updated 8 months ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 4 years ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆41Updated last week
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆76Updated 3 weeks ago
• dhschall / gem5-fdp
  Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5
  ☆30Updated this week
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• OpenXiangShan / XSAI
  A fork of Xiangshan for AI
  ☆36Updated this week
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆83Updated 4 months ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆76Updated 4 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆51Updated last month
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆36Updated 3 years ago
• xuefeng16 / Tyche-Artifact
  [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.
  ☆25Updated last year
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆13Updated 2 years ago
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆71Updated 5 years ago
• HIT-MaRiver-mips / cpucore-mariver
  ☆35Updated 2 years ago
• SamAinsworth / gem5-triangel
  ☆22Updated 11 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated last year
• lizhirui / DreamCoreV2
  ☆22Updated 2 years ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆30Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆32Updated 9 months ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆80Updated 3 weeks ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆127Updated last year
• OSCPU / archbench
  ☆11Updated last month