Alternatives and similar repositories for MicroArchBench:

Users that are interested in MicroArchBench are comparing it to the libraries listed below

• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆17Updated last month
• OpenXiangShan / GEM5
  ☆77Updated this week
• cry-daniel / Computer-Architecture-Learning
  ☆59Updated 2 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆60Updated last year
• xuefeng16 / Tyche-Artifact
  [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.
  ☆21Updated last year
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 3 years ago
• dhschall / gem5-fdp
  Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5
  ☆17Updated this week
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆18Updated 3 months ago
• jaypiper / simulator
  ☆27Updated this week
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆34Updated last year
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆55Updated 2 weeks ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated last year
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated 9 months ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆33Updated 2 years ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆23Updated last week
• OSCPU / chisel-playground
  ☆64Updated 2 months ago
• miaochenlu / Gem5_tutorials
  ☆19Updated last year
• hpsresearchgroup / scarab
  Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator
  ☆76Updated 11 months ago
• OSCPU / openperf
  ☆11Updated 2 months ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆29Updated last month
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆37Updated last year
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆29Updated 2 years ago
• RoyanTuscano / -TAGE-based-Predictor-Verilog-Code
  Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
  ☆19Updated 6 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆44Updated this week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆150Updated 6 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year