MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- ☆66Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 9 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆86Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆73Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆15Updated last week
- ☆89Updated this week
- ☆151Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 3 months ago
- ☆24Updated 3 months ago
- Documentation for XiangShan Design☆29Updated this week
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆68Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- 给NEMU移植Linux Kernel!☆18Updated last month
- ☆67Updated 5 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Pick your favorite language to verify your chip.☆51Updated this week
- 一生一芯的信息发布和内容网站☆131Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- ☆27Updated 5 months ago
- CQU Dual Issue Machine☆35Updated last year
- ☆11Updated 5 months ago
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- ☆39Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 9 months ago