MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- ☆66Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆86Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 4 months ago
- ☆72Updated 2 months ago
- ☆24Updated 2 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆68Updated 4 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆20Updated 7 months ago
- ☆68Updated 2 years ago
- ☆36Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 9 months ago
- ☆15Updated last week
- ☆19Updated 10 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆86Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated last month
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆55Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆137Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- Documentation for XiangShan Design☆27Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆27Updated last year