MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆67Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆193Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 10 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆91Updated 3 months ago
- ☆89Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆32Updated 5 months ago
- ☆36Updated 5 months ago
- Documentation for XiangShan Design☆39Updated this week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- ☆160Updated 3 weeks ago
- ☆64Updated 2 weeks ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆19Updated last year
- ☆29Updated 11 months ago
- ☆40Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆166Updated this week
- A Study of the SiFive Inclusive L2 Cache☆70Updated 2 years ago
- ☆70Updated 11 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- ☆72Updated 2 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆122Updated this week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- Pick your favorite language to verify your chip.☆75Updated last week
- Xiangshan deterministic workloads generator☆24Updated 8 months ago