MrAMS / verilogModuleAddPrefix
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix:
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- ☆63Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated last month
- ☆59Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆146Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- ☆79Updated last month
- Documentation for XiangShan Design☆20Updated this week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 11 months ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆19Updated 6 months ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆48Updated last year
- ☆61Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 weeks ago
- Xiangshan deterministic workloads generator☆17Updated 3 weeks ago
- A classic five stage pipelined processor☆13Updated last year
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- ☆19Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆33Updated last year
- A Study of the SiFive Inclusive L2 Cache☆59Updated last year
- ☆74Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆15Updated this week
- 2022年龙芯杯个人赛 单发射110M（含icache）☆44Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- ☆34Updated last year
- ☆63Updated 2 years ago