MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 9 months ago
- ☆86Updated 3 weeks ago
- ☆89Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆69Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- ☆34Updated 4 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 8 months ago
- ☆68Updated 9 months ago
- ☆158Updated this week
- Pick your favorite language to verify your chip.☆74Updated 3 weeks ago
- ☆32Updated 4 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 11 months ago
- ☆29Updated 10 months ago
- Documentation for XiangShan Design☆36Updated last month
- ☆30Updated 5 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- ☆71Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆31Updated last year
- Basic chisel difftest environment for RTL design (WIP☆19Updated 8 months ago
- ☆63Updated last month
- ☆113Updated this week
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated this week