MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆66Updated 9 months ago
- ☆64Updated last month
- ☆86Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- Documentation for XiangShan Design☆26Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- ☆21Updated 2 months ago
- ☆67Updated 3 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- ☆11Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 8 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆17Updated 5 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆38Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆66Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- ☆35Updated last year
- ☆29Updated this week
- A Study of the SiFive Inclusive L2 Cache☆63Updated last year
- 给NEMU移植Linux Kernel!☆18Updated this week