MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- ☆66Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆86Updated 3 months ago
- ☆74Updated 3 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- ☆24Updated last week
- ☆27Updated last week
- ☆68Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 7 months ago
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- ☆156Updated this week
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆44Updated this week
- Documentation for XiangShan Design☆29Updated 2 weeks ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- ☆27Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- CQU Dual Issue Machine☆35Updated last year
- ☆11Updated 5 months ago
- ☆93Updated this week
- ☆67Updated 5 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago