MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- ☆66Updated last year
- "aura" my super-scalar O3 cpu core☆25Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- ☆92Updated 4 months ago
- A Study of the SiFive Inclusive L2 Cache☆68Updated 2 years ago
- ☆90Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- ☆36Updated 6 months ago
- A docker image for One Student One Chip's debug exam☆10Updated 2 years ago
- ☆125Updated this week
- ☆65Updated last month
- ☆32Updated 6 months ago
- Documentation for XiangShan Design☆41Updated last week
- Basic chisel difftest environment for RTL design (WIP☆20Updated 10 months ago
- ☆72Updated 2 years ago
- ☆161Updated last month
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 10 months ago
- CQU Dual Issue Machine☆38Updated last year
- ☆71Updated this week
- 给NEMU移植Linux Kernel!☆22Updated 8 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Updated 5 years ago
- ☆30Updated last year
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆22Updated 2 weeks ago