MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 8 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- ☆87Updated 3 weeks ago
- ☆83Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- ☆30Updated 2 months ago
- ☆32Updated 3 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 6 months ago
- ☆156Updated this week
- ☆70Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- ☆104Updated last week
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆18Updated 9 months ago
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- Documentation for XiangShan Design☆35Updated last week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- ☆67Updated 8 months ago
- ☆30Updated 4 months ago
- ☆40Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- ☆209Updated 6 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- ☆58Updated 2 weeks ago