verilog module add prefix script 可用于ysyx项目添加学号
☆13Mar 4, 2024Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- AXI协议规范中文翻译版☆170Jul 5, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- 容器化的新版 electron QQ☆24Sep 9, 2025Updated 5 months ago
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Apr 15, 2020Updated 5 years ago
- ☆12Feb 7, 2018Updated 8 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- custom controller☆11Jan 3, 2024Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆14Dec 27, 2024Updated last year
- ☆13May 8, 2025Updated 9 months ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- Compiler plugin for performance analysis of HIP applications☆13Apr 7, 2025Updated 10 months ago
- ☆14Oct 30, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- 小工具☆11Sep 10, 2020Updated 5 years ago
- ☆13Jun 12, 2024Updated last year
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- Triton for OpenCL backend, and use mlir-translate to get source OpenCL code☆24Aug 27, 2025Updated 6 months ago
- NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。☆15Oct 23, 2024Updated last year
- ☆15Dec 17, 2025Updated 2 months ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 2 months ago
- ☆16Feb 14, 2026Updated 2 weeks ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 6 months ago