MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- ☆87Updated 2 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆83Updated 5 months ago
- ☆156Updated this week
- ☆28Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- ☆70Updated 2 years ago
- Documentation for XiangShan Design☆32Updated this week
- A docker image for One Student One Chip's debug exam☆11Updated 2 years ago
- ☆32Updated 2 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 6 months ago
- ☆55Updated last month
- Pick your favorite language to verify your chip.☆70Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 6 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- ☆67Updated 7 months ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- ☆103Updated last week
- CQU Dual Issue Machine☆37Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 给NEMU移植Linux Kernel!☆20Updated 4 months ago
- ☆206Updated 5 months ago