MrAMS / verilogModuleAddPrefixLinks
verilog module add prefix script 可用于ysyx项目添加学号
☆13Updated last year
Alternatives and similar repositories for verilogModuleAddPrefix
Users that are interested in verilogModuleAddPrefix are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆66Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 months ago
- ☆86Updated last month
- ☆64Updated last month
- ☆11Updated this week
- Basic chisel difftest environment for RTL design (WIP☆18Updated 2 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- ☆67Updated 3 months ago
- Documentation for XiangShan Design☆26Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- 给NEMU移植Linux Kernel!☆18Updated this week
- ☆29Updated this week
- ☆26Updated 4 months ago
- ☆21Updated 2 months ago
- ☆66Updated 2 years ago
- ☆86Updated this week
- ☆35Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- ☆28Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆38Updated last year