Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)
☆30Aug 25, 2026Updated last week
Alternatives and similar repositories for isa-tools
Users that are interested in isa-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Mar 17, 2026Updated 5 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆61Updated this week
- E-Graphs, natively in MLIR☆36Updated this week
- Partial evaluator for Arm's Architecture Specification Language (ASL)☆18Jun 12, 2026Updated 2 months ago
- The implementation of an SMTLib dialect for xDSL☆19Apr 16, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A translation validation framework for MLIR☆101Mar 19, 2025Updated last year
- isla coq infrastructure☆22Mar 11, 2025Updated last year
- Easy SMT solver interaction☆36Feb 3, 2026Updated 6 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Symbolic execution tool for Sail ISA specifications☆94Jul 23, 2026Updated last month
- A minimal development of SSA theory☆258Jul 28, 2026Updated last month
- K Junior is an MIT licensed open source array language written by Arthur Whitney.☆24Jun 1, 2024Updated 2 years ago
- Verified Intermediate Representation☆90Updated this week
- Formally verified implementation of Alive in Lean☆44Jul 14, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last week
- A research compiler for exploring the Regionalized Value State Dependence Graph (RVSDG) intermediate representation☆81Updated this week
- Formally Verified X.509 Certificate Validation☆15Nov 19, 2025Updated 9 months ago
- ALLVM Tools☆57Mar 23, 2022Updated 4 years ago
- SMTscope automatically analyses and visualises SMT solver execution traces.☆82Dec 10, 2025Updated 8 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆95Jun 19, 2026Updated 2 months ago
- (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification☆28Jan 28, 2018Updated 8 years ago
- SIMDized check which bytes are in a set☆31Oct 21, 2018Updated 7 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆56May 15, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- POC work on MLIR backend☆63Aug 21, 2024Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- A list of articles outside of the official MLIR docs that I've found useful for learning MLIR☆13Aug 16, 2023Updated 3 years ago
- PCF with Contracts and Symbolic Values☆17Mar 30, 2016Updated 10 years ago
- a compiler from a lambda language to an assembly language, as a rewrite system☆16Sep 23, 2025Updated 11 months ago
- Example for running IREE in a bare-metal Arm environment.☆44Feb 24, 2026Updated 6 months ago
- ☆29Nov 29, 2025Updated 9 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- ASM methods to test small loop performance on x86☆13Jun 11, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A DSL and compiler for generating peephole optimizers for Cranelift☆65May 14, 2020Updated 6 years ago
- pre-release.☆12Jul 15, 2015Updated 11 years ago
- Artifact for paper "When Subtyping Constraints Liberate: A Novel Type Inference Approach for First-Class Polymorphism" (https://popl24.si…☆15May 22, 2024Updated 2 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆35Apr 26, 2021Updated 5 years ago
- Disarm — Fast AArch64 Decode/Encoder☆48Dec 21, 2024Updated last year
- Tools for working with Ghidra/Sleigh slaspec☆11Jan 2, 2025Updated last year
- A memory allocator verified with Verus☆36Jul 31, 2026Updated last month