Heresyrac / Gemmini_doc
关于移植模型至gemmini的文档
☆15Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Gemmini_doc
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆93Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- DRA+RISC-V Exploration Framework☆15Updated 10 months ago
- ☆62Updated 3 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆22Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- An integrated CGRA design framework☆83Updated last week
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆10Updated 3 months ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- ☆60Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- note about IC knowledge☆9Updated 2 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated last month
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- ☆60Updated this week
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago