☆36Jul 22, 2025Updated 8 months ago
Alternatives and similar repositories for moli
Users that are interested in moli are comparing it to the libraries listed below
Sorting:
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- ☆21May 26, 2025Updated 9 months ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- ☆29Jun 19, 2025Updated 9 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 8 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 11 months ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated last month
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 10 months ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆179Feb 28, 2026Updated 3 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- Documentation for XiangShan Design☆42Updated this week
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆44Dec 5, 2025Updated 3 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆29Feb 10, 2026Updated last month
- ☆11Dec 23, 2025Updated 2 months ago
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- ☆67Mar 3, 2026Updated 2 weeks ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆34Jul 17, 2022Updated 3 years ago
- QuardStar Tutorial is all you need !☆16Sep 11, 2024Updated last year
- Artifact of paper "Exploiting Recent SIMD Architectural Advances for Irregular Applications"☆11Jun 23, 2016Updated 9 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,095Nov 14, 2025Updated 4 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago