☆20May 5, 2020Updated 6 years ago
Alternatives and similar repositories for hwd-ide
Users that are interested in hwd-ide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Language server based on ghdl☆104Aug 1, 2026Updated 3 months ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- An abstract language model of VHDL written in Python.☆66Oct 26, 2026Updated last week
- A tool for creating HDL-Schematics☆10Updated this week
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- GUI editor for hardware description designs☆30Sep 14, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- VHDL related news.☆27Updated this week
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Oct 27, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 9 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago