☆20May 5, 2020Updated 6 years ago
Alternatives and similar repositories for hwd-ide
Users that are interested in hwd-ide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated last week
- A JSON library implemented in VHDL.☆85Jul 13, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Language server based on ghdl☆102Aug 1, 2026Updated last week
- An abstract language model of VHDL written in Python.☆65Updated this week
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 5 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 2 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Aug 3, 2026Updated last week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- ☆16Jun 23, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- ☆33Jul 15, 2026Updated 3 weeks ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago