eine / hwd-ideView external linksLinks
☆20May 5, 2020Updated 5 years ago
Alternatives and similar repositories for hwd-ide
Users that are interested in hwd-ide are comparing it to the libraries listed below
Sorting:
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- A JSON library implemented in VHDL.☆82Updated this week
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Updated this week
- GHDL C extensions☆11Feb 20, 2020Updated 5 years ago
- An abstract language model of VHDL written in Python.☆61Jan 28, 2026Updated 2 weeks ago
- VHDL related news.☆27Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆120Oct 3, 2024Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- ☆16Nov 30, 2025Updated 2 months ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 5 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Sketches for DesignLab☆15Sep 10, 2017Updated 8 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated last year
- ☆17Apr 20, 2023Updated 2 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- ☆12May 21, 2024Updated last year
- Style guide enforcement for VHDL☆233Feb 5, 2026Updated last week
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year