Extended and external tests for Verilator testing
☆17Mar 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for verilator_ext_tests
Users that are interested in verilator_ext_tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆32Oct 12, 2025Updated 5 months ago
- ☆40Jan 23, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Announcements related to Verilator☆44Nov 2, 2025Updated 4 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- A composite GitHub action for running busted tests with Neovim☆21Jan 21, 2026Updated 2 months ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- ☆17Aug 20, 2025Updated 7 months ago
- ☆18Sep 2, 2020Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆124Jul 22, 2021Updated 4 years ago
- ☆35Mar 17, 2026Updated last week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- A python script that converts between schematic file formats☆21Dec 15, 2011Updated 14 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆63Feb 24, 2026Updated last month
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Basic VCD comparison tool, for Verilator testing☆23Feb 24, 2026Updated last month
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- ☆118Nov 11, 2025Updated 4 months ago
- ☆13Jul 28, 2022Updated 3 years ago
- Qt In-App Purchasing API☆18Oct 31, 2025Updated 4 months ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Reinforcement learning assisted analog layout design flow.☆34Jul 29, 2024Updated last year
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 3 months ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 10 months ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago