verilator / verilator_ext_testsLinks
Extended and external tests for Verilator testing
☆16Updated 2 weeks ago
Alternatives and similar repositories for verilator_ext_tests
Users that are interested in verilator_ext_tests are comparing it to the libraries listed below
Sorting:
- ☆13Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SystemVerilog FSM generator☆32Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated last week
- Cross EDA Abstraction and Automation☆38Updated last week
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆36Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- ☆14Updated 3 years ago
- ☆31Updated last year
- ☆18Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- AXI X-Bar☆19Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- The source code that empowers OpenROAD Cloud☆12Updated 4 years ago
- ☆10Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- ☆20Updated 3 years ago