danieldevill / OvS-DPDK-Coding-Switch

Related projects: ⓘ

• NetFPGA / NetFPGA-PLUS
  ☆46Updated 2 months ago
• multitenancy-project / menshen
  ☆41Updated 2 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆98Updated 3 months ago
• hpcn-uam / efficient_checksum-offload-engine
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆16Updated 5 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆36Updated last year
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆17Updated last year
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆39Updated this week
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆53Updated 6 months ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆83Updated 6 years ago
• Xilinx / HLS_packet_processing
  ☆43Updated 4 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆33Updated 2 years ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆18Updated last year
• OpenCloudNeXt / DHL
  An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK
  ☆11Updated 4 years ago
• esnet / esnet-fpga-library
  ESnet general-purpose FPGA design library.
  ☆10Updated this week
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆38Updated last year
• sora / ovs-hw
  An open source hardware engine for Open vSwitch on FPGA
  ☆25Updated 11 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆36Updated 5 years ago
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆24Updated 3 years ago
• pcie-bench / pcie-model
  ☆53Updated 2 months ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆65Updated last year
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆77Updated 2 years ago
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆53Updated 4 months ago
• luinaudt / deparser
  ☆16Updated 2 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆28Updated 4 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 2 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆20Updated 5 years ago
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆17Updated 10 months ago
• Xilinx / AlveoLink
  This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…
  ☆19Updated last year
• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago