All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .Based on OvS and DPDK.
☆10Nov 19, 2019Updated 6 years ago
Alternatives and similar repositories for OvS-DPDK-Coding-Switch
Users that are interested in OvS-DPDK-Coding-Switch are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 5 years ago
- ☆57Jun 22, 2022Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- FPGA Based GPS Synchronized Clock☆10May 7, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Alpha,deap,数字货币☆14Dec 9, 2020Updated 5 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- ☆59Jul 11, 2024Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- A very minimal game with a player, enemies, and a goal (that's it!)☆20Sep 20, 2019Updated 6 years ago
- ☆11Mar 30, 2022Updated 4 years ago
- Data-flow Analysis Visualizer☆10Dec 9, 2021Updated 4 years ago
- Ultimate DPDK System Enabling Expert☆11May 3, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Nov 13, 2018Updated 7 years ago
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆140Jan 2, 2025Updated last year
- Gamma Scalping Trading Strategies☆27May 7, 2016Updated 10 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- BB-Gen: Packet Crafter☆17Aug 2, 2022Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆168Mar 20, 2025Updated last year
- ☆10Feb 17, 2026Updated 3 months ago
- 调研 k8s 集群离线安装方式☆11Sep 5, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Kubernetes Storage Monitor☆10Aug 13, 2019Updated 6 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- 开源SDN交换机项目-FAST 项目背景 现有SDN交换机开源项目（如OVS）主要基于软件编写，虽然其分组转发查表等功能在内核中实现，但分组转发性能仍然是主要问题。将软件SDN交换机的分组转发模块卸载到FPGA中实现，不仅能提高交换性能，而且利用FPGA可重…☆41Apr 23, 2017Updated 9 years ago
- BNG/PPPoE P4 software☆18Mar 20, 2020Updated 6 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 3 years ago
- ☆10Apr 20, 2025Updated last year
- Rust FFI example project for Java & Python☆10Jun 8, 2019Updated 6 years ago
- generic and extendable code generator from specifications.☆16Jan 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A packet filter for communications from Docker containers to the Internet configurable by labels☆18Aug 20, 2020Updated 5 years ago
- ☆22Jul 13, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago