antmicro / tuttest
A simple Python utility for extracting documentation snippets from tutorials.
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tuttest
- HDL tools layer for OpenEmbedded☆17Updated 3 weeks ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆35Updated 2 months ago
- An abstract language model of VHDL written in Python.☆50Updated this week
- Provides automation scripts for building BFMs☆16Updated 2 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆11Updated 8 years ago
- Virtual development board for HDL design☆39Updated last year
- ☆30Updated last year
- IP-XACT XML binding library☆14Updated 8 years ago
- A padring generator for ASICs☆22Updated last year
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- A VHDL Core Library.☆17Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆41Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆19Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆34Updated 2 weeks ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆21Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆48Updated 10 months ago
- This repository contains sample code integrating Renode with Verilator☆16Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆13Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆11Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago