antmicro / tuttestLinks
A simple Python utility for extracting documentation snippets from tutorials.
☆14Updated 2 years ago
Alternatives and similar repositories for tuttest
Users that are interested in tuttest are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Updated 3 years ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆37Updated last year
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Updated 11 months ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆30Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- datasheet generator☆30Updated 2 months ago
- IP-XACT XML binding library☆16Updated 9 years ago
- An abstract language model of SystemVerilog (incl. Verilog) written in Python.☆10Updated this week
- hardware library for hwt (= ipcore repo)☆43Updated 3 weeks ago
- ☆36Updated last year
- This repository contains sample code integrating Renode with Verilator☆22Updated 4 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Sphinx Extension which generates various types of diagrams from Verilog code.☆61Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆15Updated 7 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆26Updated 7 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated 2 weeks ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- An abstract language model of VHDL written in Python.☆56Updated last week
- Digital Circuit rendering engine☆39Updated 2 months ago
- Cross EDA Abstraction and Automation☆39Updated this week
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Updated 4 years ago
- cocotb extension for nMigen☆17Updated 3 years ago