chiggs / oc_jpegencodeLinks
Fork of OpenCores jpegencode with Cocotb testbench
☆44Updated 9 years ago
Alternatives and similar repositories for oc_jpegencode
Users that are interested in oc_jpegencode are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆62Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- ☆26Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- ☆22Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- ☆32Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- UART models for cocotb☆29Updated 2 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Python interface to PCIE☆39Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- ☆70Updated 3 years ago
- Open FPGA Modules☆23Updated 7 months ago