Fork of OpenCores jpegencode with Cocotb testbench
☆46Sep 5, 2015Updated 10 years ago
Alternatives and similar repositories for oc_jpegencode
Users that are interested in oc_jpegencode are comparing it to the libraries listed below
Sorting:
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated 3 weeks ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆76Feb 13, 2022Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- ☆21Feb 20, 2026Updated last week
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- JPEG Encoder Verilog☆80Oct 31, 2022Updated 3 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 4 months ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 2 years ago
- ☆43May 26, 2018Updated 7 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆14Feb 3, 2025Updated last year
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago