Learn, share and collaborate on ASIC design using open tools and technologies
☆12Dec 27, 2020Updated 5 years ago
Alternatives and similar repositories for rudder
Users that are interested in rudder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- ☆11Updated this week
- ☆10Nov 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 2 months ago
- ☆15Jul 6, 2026Updated 3 months ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 8 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Oct 21, 2026Updated last week
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆44Jun 24, 2026Updated 4 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆23Mar 3, 2021Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆70Aug 18, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Nov 29, 2020Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆16Sep 3, 2018Updated 8 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 8 months ago
- A modern schematic entry and simulation program☆98Sep 24, 2026Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- Hardware-based VMAF☆11Aug 29, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- Forth bits-and-pieces (for World Domination)☆14Jun 2, 2009Updated 17 years ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago