0x01be / rudderLinks
Learn, share and collaborate on ASIC design using open tools and technologies
☆13Updated 4 years ago
Alternatives and similar repositories for rudder
Users that are interested in rudder are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- ☆36Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- Cross EDA Abstraction and Automation☆38Updated last week
- Virtual development board for HDL design☆42Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ☆10Updated last year
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- ☆16Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆22Updated 3 weeks ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- ☆27Updated 3 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago