peteut / vhdl2008cView external linksLinks
VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl
☆12Aug 26, 2016Updated 9 years ago
Alternatives and similar repositories for vhdl2008c
Users that are interested in vhdl2008c are comparing it to the libraries listed below
Sorting:
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- VHDL-2008 Support Library☆59Oct 11, 2016Updated 9 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Open Component Portability Infrastructure☆62May 1, 2021Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Cadence PCB and SCH Library and some tools☆14Jan 9, 2015Updated 11 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- general-cores☆21Jul 16, 2025Updated 6 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- ☆12May 21, 2024Updated last year
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Oct 15, 2025Updated 3 months ago
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated last year