☆20Aug 26, 2026Updated this week
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆18Dec 30, 2024Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆72Updated this week
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Control and status register code generator toolchain☆210Jul 14, 2026Updated last month
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- A VHDL parser for syntax highlighting.☆25Aug 23, 2026Updated last week
- Linux UIO Library in Rust☆22Jun 7, 2026Updated 2 months ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 5 months ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 weeks ago
- Sub 1GHz IoT Transceiver☆13Apr 14, 2020Updated 6 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- Abusing vim's incorrect UTF-8 decoding☆11Mar 15, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 4 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆62Jul 16, 2026Updated last month
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated last month
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 18, 2026Updated last week
- A flexible and scalable development platform for modern FPGA projects.☆47Aug 10, 2026Updated 3 weeks ago
- few python scripts to clone all IP cores from opencores.org☆31Jan 8, 2024Updated 2 years ago
- Realtime updating of a simple component and netlist for LLM automation of documentation☆57Dec 15, 2025Updated 8 months ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Updated this week
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Where I keep all the Manim code I use for my videos☆20Sep 17, 2025Updated 11 months ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Firmware for the PICO Keys MIDI keyboard☆11Jul 14, 2022Updated 4 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Aug 24, 2026Updated last week
- This project allows you to have a set of aliases defined per directory and subdirectories☆11Aug 15, 2021Updated 5 years ago