☆20Oct 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated last week
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- A VHDL parser for syntax highlighting.☆26Oct 24, 2026Updated last week
- ☆14Dec 6, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- AWS Shell for FireSim☆14Nov 13, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- ☆17Oct 14, 2026Updated 2 weeks ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆18Dec 30, 2024Updated last year
- Control and status register code generator toolchain☆227Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- Linux UIO Library in Rust☆22Jun 7, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A tool for modeling FSMs by VHDL or Verilog☆15Oct 23, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- ☆33Jun 16, 2024Updated 2 years ago
- Sub 1GHz IoT Transceiver☆13Apr 14, 2020Updated 6 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 7 months ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- Jupyter notebooks and Python utilities for power electronics analysis — EMC, magnetics optimization, impedance fitting☆13Mar 18, 2026Updated 7 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 months ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- LiteX-based gateware for LimeSDR boards.☆22Oct 20, 2026Updated last week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆121Updated this week
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 3 weeks ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Testbenches for HDL projects☆23Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆220Oct 17, 2026Updated 2 weeks ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- Experimental support for coroutines-based generators in Ada☆13Nov 5, 2022Updated 3 years ago
- Rust + Tor (embedded) + Static (compile) + Windows + Proof of Concept☆13Feb 4, 2018Updated 8 years ago
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 5 years ago
- ☆13Aug 17, 2026Updated 2 months ago