☆20Oct 8, 2026Updated this week
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆91Updated this week
- Control and Status Register map generator for HDL projects☆149May 24, 2025Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 8 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆95Updated this week
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Control and status register code generator toolchain☆218Sep 1, 2026Updated last month
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- ☆30Oct 2, 2023Updated 3 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 6 months ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A tool/library for measurement of "C"ognitive "C"omplexity and "C"yclomatic "C"omplexity☆452Updated this week
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- Rust + Tor (embedded) + Static (compile) + Windows + Proof of Concept☆13Feb 4, 2018Updated 8 years ago
- Abusing vim's incorrect UTF-8 decoding☆11Mar 15, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆65Jul 16, 2026Updated 2 months ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Sep 24, 2026Updated 2 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated last week
- A flexible and scalable development platform for modern FPGA projects.☆47Sep 24, 2026Updated 2 weeks ago
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- Realtime updating of a simple component and netlist for LLM automation of documentation☆58Dec 15, 2025Updated 9 months ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- ☆27Jan 6, 2023Updated 3 years ago
- ☆10Sep 9, 2026Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆33Jul 7, 2026Updated 3 months ago
- Implementation of the CCSDS TM and TC standards for the AcubeSAT nanosatellite☆17Dec 22, 2025Updated 9 months ago