☆20Jul 28, 2026Updated 2 weeks ago
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 27, 2026Updated 2 weeks ago
- Control and Status Register map generator for HDL projects☆145May 24, 2025Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆18Dec 30, 2024Updated last year
- SystemVerilog (IEEE 1800-2017) Simulator☆70Updated this week
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated last week
- Control and status register code generator toolchain☆205Jul 14, 2026Updated 3 weeks ago
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- A VHDL parser for syntax highlighting.☆24Updated this week
- Linux UIO Library in Rust☆22Jun 7, 2026Updated 2 months ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆30Oct 2, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 4 months ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- A high-performance DIY audio DAC☆22Aug 16, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 3 months ago
- Sub 1GHz IoT Transceiver☆13Apr 14, 2020Updated 6 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Jupyter notebooks and Python utilities for power electronics analysis — EMC, magnetics optimization, impedance fitting☆13Mar 18, 2026Updated 4 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆58Jul 25, 2026Updated 2 weeks ago
- Abusing vim's incorrect UTF-8 decoding☆11Mar 15, 2017Updated 9 years ago
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 4 years ago
- Rust + Tor (embedded) + Static (compile) + Windows + Proof of Concept☆13Feb 4, 2018Updated 8 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆62Jul 16, 2026Updated 3 weeks ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated 2 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- A flexible and scalable development platform for modern FPGA projects.☆47Updated this week
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- Realtime updating of a simple component and netlist for LLM automation of documentation☆58Dec 15, 2025Updated 7 months ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago