☆18Jan 21, 2026Updated last month
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below
Sorting:
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- A VHDL parser for syntax highlighting.☆21Feb 21, 2026Updated last week
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- ☆12May 21, 2024Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆37Oct 15, 2025Updated 4 months ago
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 4 years ago
- Control and status register code generator toolchain☆177Updated this week
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Control and Status Register map generator for HDL projects☆131May 24, 2025Updated 9 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- ☆31Oct 2, 2023Updated 2 years ago
- EPICS Channel Access for node.js☆19Oct 13, 2020Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated 2 months ago
- ☆33Apr 30, 2023Updated 2 years ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 5 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆117Updated this week
- ☆11Apr 3, 2017Updated 8 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 2 years ago
- Small footprint and configurable SPI core☆46Feb 11, 2026Updated 2 weeks ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- ☆11Jun 24, 2020Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- A balatro mod using steamodded revolving around a celeste card theme☆16Aug 17, 2025Updated 6 months ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Jan 15, 2022Updated 4 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago