☆19Jun 15, 2026Updated last month
Alternatives and similar repositories for cheby
Users that are interested in cheby are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- FPGA (Verilog) implementation of the Flip01 8-bit processor.☆18Dec 30, 2024Updated last year
- SystemVerilog (IEEE 1800-2017) Simulator☆61Updated this week
- A tool for modeling FSMs by VHDL or Verilog☆14Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Control and status register code generator toolchain☆200Jul 14, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- A VHDL parser for syntax highlighting.☆24Jul 5, 2026Updated 2 weeks ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆19Jul 14, 2026Updated last week
- A high-performance DIY audio DAC☆22Aug 16, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Jupyter notebooks and Python utilities for power electronics analysis — EMC, magnetics optimization, impedance fitting☆13Mar 18, 2026Updated 4 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 8 months ago
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 4 years ago
- Abusing vim's incorrect UTF-8 decoding☆11Mar 15, 2017Updated 9 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆62Updated this week
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Jul 6, 2026Updated 2 weeks ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Jul 13, 2026Updated last week
- A flexible and scalable development platform for modern FPGA projects.☆45Jul 6, 2026Updated 2 weeks ago
- few python scripts to clone all IP cores from opencores.org☆29Jan 8, 2024Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- Single Cycle 32 bit MIPS☆20Dec 24, 2022Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 7, 2026Updated 2 weeks ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Where I keep all the Manim code I use for my videos☆20Sep 17, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- BECE_Notes 📚 A comprehensive collection of organized study materials for Bachelor in Computer Engineering at Pokhara University. Contain…☆21Jun 21, 2026Updated last month
- This project allows you to have a set of aliases defined per directory and subdirectories☆11Aug 15, 2021Updated 4 years ago
- ☆10Jun 15, 2026Updated last month
- ☆26Jan 6, 2023Updated 3 years ago
- Implementation of the CCSDS TM and TC standards for the AcubeSAT nanosatellite☆17Dec 22, 2025Updated 6 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 4 years ago