Alternatives and similar repositories for cppVCD:

Users that are interested in cppVCD are comparing it to the libraries listed below

• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆11Updated 8 years ago
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated this week
• kmurray / libvcdparse
  A basic VCD parser
  ☆7Updated 8 years ago
• pulp-platform / ELAU
  ☆13Updated 9 months ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆18Updated 5 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆16Updated this week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆16Updated this week
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 6 years ago
• ieee-ceda-datc / datc-rdf-calibrations
  ☆18Updated 5 months ago
• edaa-org / pyEDAA.IPXACT
  An IP-XACT DOM for IEEE 1685-2014 in Python.
  ☆22Updated this week
• tudortimi / ipxact
  IP-XACT XML binding library
  ☆15Updated 8 years ago
• jkorinth / chisel-packaging
  IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
  ☆10Updated 6 years ago
• nakane1chome / cpp-vcd-tracer
  VCD (Value Change Dump) Tracing for C++
  ☆9Updated 2 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• The-OpenROAD-Project / OpenDP
  Open Source Detailed Placement engine
  ☆11Updated 5 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• The-OpenROAD-Project-Attic / Resizer
  ☆14Updated 5 years ago
• Nic30 / sphinx-hwt
  Sphinx extension for visual documentation of hardware written in HWT
  ☆11Updated 10 months ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated 3 months ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• aolofsson / IDEA
  ☆34Updated 5 years ago
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆29Updated 9 months ago
• Doulos / SystemC-Engine
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆51Updated last year
• cambridgehackers / open-src-cvc
  Mirror of tachyon-da cvc Verilog simulator
  ☆42Updated last year
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago