cpp parser for reading a VCD (value change dump) file
☆10Jul 15, 2013Updated 12 years ago
Alternatives and similar repositories for cppVCD
Users that are interested in cppVCD are comparing it to the libraries listed below
Sorting:
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆18Feb 25, 2025Updated last year
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- A VCD parser object☆40Jul 17, 2013Updated 12 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- ☆11May 31, 2016Updated 9 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Generate an accelerator extension that makes your Antlr parser in Python super-fast!☆31Dec 29, 2024Updated last year
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 3 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Provides Movie Recommendations on the MovieLens ml-100k dataset using Collaborative Filtering☆11Nov 14, 2013Updated 12 years ago
- Archive of questions from the Cambridge Mathematics Tripos☆10Jun 6, 2022Updated 3 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated 3 weeks ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Nov 5, 2024Updated last year
- Reading a SMA SunnyBoy solar inverter with an esp8266 or esp32☆11Feb 9, 2024Updated 2 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- WWVB emulator using an ESP32☆10Apr 2, 2020Updated 5 years ago
- Gaussian Embedding of Large-scale Attributed Graphs☆10Mar 13, 2020Updated 5 years ago
- Material for the course Theories of Quantum Matter at the University of Cambridge☆11Jan 20, 2023Updated 3 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 5 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago