cpp parser for reading a VCD (value change dump) file
☆10Jul 15, 2013Updated 13 years ago
Alternatives and similar repositories for cppVCD
Users that are interested in cppVCD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- A VCD parser object☆40Jul 17, 2013Updated 13 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Ender 3 build featuring SKR Mini E3 V2.0 / Hemera / Filament Detection / BLTouch / UPS / Power Relay☆11Jun 17, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 4 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Gaussian Embedding of Large-scale Attributed Graphs☆10Mar 13, 2020Updated 6 years ago
- ☆18Jan 7, 2026Updated 6 months ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Provides Movie Recommendations on the MovieLens ml-100k dataset using Collaborative Filtering☆11Nov 14, 2013Updated 12 years ago
- Embedding billion-scale networks accurately in one hour (TKDE paper 2023)☆11Sep 26, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- ☆11Apr 11, 2019Updated 7 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆25Feb 25, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆41Updated this week
- fast randomized PCA for sparse data☆14Mar 14, 2023Updated 3 years ago
- Client and mod for the Minetest game☆15Apr 9, 2015Updated 11 years ago
- Python bindings to some MKL service functions☆12May 31, 2019Updated 7 years ago
- ☆14Nov 22, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 本仓库为广东工业大学集 电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 3 years ago
- Problem B: 3D Placement with D2D Vertical Connections☆11Jun 30, 2022Updated 4 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Implementation of a scalable embedding method suggested in WSDM2020☆12Apr 21, 2020Updated 6 years ago
- ☆11Mar 27, 2022Updated 4 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- A collection of bit manipulation routines for C++☆21Jul 24, 2013Updated 12 years ago
- A new lossless data compression algorithm☆12Nov 19, 2025Updated 8 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Emulating Intel 8080 and Zilog Z80 CPU's on Arduino Nano☆14Aug 27, 2024Updated last year
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- An updated working repository of the famous TFTP server.☆16Jun 13, 2025Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- Implementation of Alexander A. Stepanov inverted Index Compression algorithms☆21Nov 10, 2015Updated 10 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- CPPL: A Circuit Prompt Programming Language☆15May 29, 2026Updated last month