olofk / simple_spiLinks
SPI core
☆14Updated 5 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below
Sorting:
- Yosys Plugins☆21Updated 5 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Open Processor Architecture☆26Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 7 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Wishbone controlled I2C controllers☆50Updated 7 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- I2C controller core☆16Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- ☆22Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Cross compile FPGA tools☆21Updated 4 years ago