olofk / simple_spiLinks
SPI core
☆14Updated 5 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- I2C controller core☆16Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- PicoRV☆44Updated 5 years ago
- ☆42Updated 5 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago