olofk / simple_spiLinks
SPI core
☆15Updated 5 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Open Processor Architecture☆26Updated 9 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Yosys Plugins☆21Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- I2C controller core☆16Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Cross compile FPGA tools☆22Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago