olofk / simple_spiLinks
SPI core
☆14Updated 6 years ago
Alternatives and similar repositories for simple_spi
Users that are interested in simple_spi are comparing it to the libraries listed below
Sorting:
- I2C controller core☆16Updated 3 years ago
- Yosys Plugins☆22Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 2 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 10 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- ☆43Updated 5 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- OpenFPGA☆34Updated 7 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Simplified environment for litex☆14Updated 5 years ago