olofk / simple_spi
SPI core
☆15Updated 5 years ago
Alternatives and similar repositories for simple_spi:
Users that are interested in simple_spi are comparing it to the libraries listed below
- Yosys Plugins☆21Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- PicoRV☆44Updated 5 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- iCE40 floorplan viewer☆24Updated 6 years ago
- Wishbone controlled I2C controllers☆48Updated 5 months ago
- I2C controller core☆16Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last month
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- A configurable USB 2.0 device core☆31Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ☆41Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- ☆63Updated 6 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year