alainmarcel / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆26Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- ☆31Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆17Updated last month
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- ☆26Updated last year
- ☆36Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- An automatic clock gating utility☆48Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- hardware library for hwt (= ipcore repo)☆37Updated last week
- ☆79Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Python interface for cross-calling with HDL☆32Updated last week
- ☆13Updated 5 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Implementation of post-process coverage, and batch waveform search☆15Updated 3 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Running Python code in SystemVerilog☆69Updated this week
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year