alainmarcel / SurelogLinks
SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆26Updated this week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Making cocotb testbenches that bit easier☆36Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- SystemVerilog frontend for Yosys☆153Updated last week
- ☆31Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 7 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated 3 weeks ago
- ☆79Updated this week
- Generate address space documentation HTML from compiled SystemRDL input☆57Updated 2 months ago
- Doxygen with verilog support☆38Updated 6 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Running Python code in SystemVerilog☆70Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆53Updated 2 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆55Updated last month
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆49Updated this week
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆17Updated last week
- ☆38Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- Simple parser for extracting VHDL documentation☆71Updated last year
- Control and status register code generator toolchain☆143Updated last week
- YosysHQ SVA AXI Properties☆42Updated 2 years ago