SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆26Feb 23, 2026Updated last week
Alternatives and similar repositories for Surelog
Users that are interested in Surelog are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- SystemVerilog compiler and language services☆961Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- SILVER - Statistical Independence and Leakage Verification☆15Jun 6, 2025Updated 8 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18Feb 22, 2026Updated last week
- Performance Counters for Apple Silicon on macOS☆20Jan 9, 2022Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ☆43May 26, 2018Updated 7 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated 6 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- Tools for working with circuits as graphs in python☆126Nov 17, 2023Updated 2 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- ☆28Jan 18, 2021Updated 5 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Making cocotb testbenches that bit easier☆37Feb 24, 2026Updated last week
- Common rust abstraction around a variety of compression codecs.☆32Apr 12, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago