blitz / kernel_entry_benchmarkLinks
Microbenchmarks for x86_64 kernel entry methods
☆19Updated 3 years ago
Alternatives and similar repositories for kernel_entry_benchmark
Users that are interested in kernel_entry_benchmark are comparing it to the libraries listed below
Sorting:
- CPU Ultimate Latency Test.☆111Updated this week
- NoVT is a compiler-based defense against vtable hijacking in C++ programs. It compiles C++ programs without using vtables.☆50Updated 2 years ago
- NOVA userland☆48Updated 11 years ago
- memTrace, a framework for lightweight memory tracing☆58Updated 5 years ago
- The Bareflank Processor Abstraction Layer☆38Updated 3 years ago
- A binary optimization/specialization library supporting multiple rewriters☆115Updated 4 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆30Updated 2 years ago
- QEMU with support for CHERI☆59Updated last week
- A library that allows execution of an ELF binary inside a virtual machine without a full-scale operating system☆23Updated 10 years ago
- Semantics of x86-64 in K☆158Updated 5 years ago
- Fork of LLVM adding CHERI support☆57Updated last week
- LLVM backend for OpenRISC 1000☆29Updated 7 years ago
- Sled System Emulator☆28Updated 4 months ago
- A bare-metal x86 instruction set fuzzer a la Sandsifter☆69Updated last year
- ☆52Updated 3 years ago
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆30Updated 5 years ago
- Direct, source-level WebAssembly debugger☆49Updated 4 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆71Updated 9 years ago
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆55Updated 3 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆133Updated 5 years ago
- rmem public repo☆47Updated 3 months ago
- Dynamic runtime inlining with LLVM☆66Updated 3 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆99Updated 3 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- Markup source code showing optimizations☆36Updated 5 years ago
- immintrin_dbg.h is an include file, a wrapper around immintrin.h. It implements most of AVX, AVX2, AVX-512 vector intrinsics to enable so…☆57Updated 2 years ago
- RISC-V Instruction Set Metadata☆41Updated 6 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆87Updated 2 months ago