blitz / kernel_entry_benchmarkLinks
Microbenchmarks for x86_64 kernel entry methods
☆19Updated 3 years ago
Alternatives and similar repositories for kernel_entry_benchmark
Users that are interested in kernel_entry_benchmark are comparing it to the libraries listed below
Sorting:
- RISC-V Instruction Set Metadata☆41Updated 7 years ago
- NoVT is a compiler-based defense against vtable hijacking in C++ programs. It compiles C++ programs without using vtables.☆50Updated 3 years ago
- CPU Ultimate Latency Test.☆116Updated 2 months ago
- NOVA userland☆48Updated 11 years ago
- A binary optimization/specialization library supporting multiple rewriters☆117Updated 4 years ago
- The Bareflank Processor Abstraction Layer☆39Updated 3 years ago
- Fork of LLVM adding CHERI support☆60Updated last week
- Lightweight and performant dynamic binary translation for RISC–V code on x86–64☆61Updated 4 years ago
- memTrace, a framework for lightweight memory tracing☆58Updated 5 years ago
- ☆38Updated 7 years ago
- A div-less, mul-less, atomic-less `rv64i` compiler toolchain using purely clang, musl, and compiler-rt☆31Updated 5 years ago
- QEMU with support for CHERI☆63Updated last week
- Markup source code showing optimizations☆36Updated 5 years ago
- rmem public repo☆48Updated 6 months ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- ☆52Updated 3 years ago
- NOVA runtime environment (official branch)☆35Updated 4 years ago
- Semantics of x86-64 in K☆162Updated 5 years ago
- Dynamic runtime inlining with LLVM☆64Updated 4 years ago
- Sled System Emulator☆28Updated last month
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆17Updated last year
- Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel☆47Updated 6 years ago
- Automatic Binary Parallelisation☆43Updated 9 months ago
- dthreads: Efficient Deterministic Multithreading☆70Updated 11 years ago
- The Bear Operating System☆24Updated 8 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆136Updated 5 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆49Updated 2 weeks ago
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆56Updated 3 years ago
- A bare-metal x86 instruction set fuzzer a la Sandsifter☆70Updated last year
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago