LCAI-TIHU / HW
LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.
☆36Updated 2 years ago
Alternatives and similar repositories for HW:
Users that are interested in HW are comparing it to the libraries listed below
- ☆31Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆26Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆53Updated 4 years ago
- ☆19Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆26Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆41Updated 6 years ago
- SoC Based on ARM Cortex-M3☆28Updated 2 weeks ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆43Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- ☆9Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- ☆21Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago