LCAI-TIHU / HWLinks
LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.
☆41Updated 2 years ago
Alternatives and similar repositories for HW
Users that are interested in HW are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆29Updated 5 years ago
- ☆60Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆53Updated 6 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- Implementation of the PCIe physical layer☆48Updated last month
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆47Updated 4 months ago
- Simple single-port AXI memory interface☆45Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆64Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- ☆27Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆14Updated 2 years ago