LCAI-TIHU / HWLinks
LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.
☆37Updated 2 years ago
Alternatives and similar repositories for HW
Users that are interested in HW are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆49Updated 6 years ago
- ☆28Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- verification of simple axi-based cache☆18Updated 6 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆20Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 7 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆10Updated 4 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆58Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago