LCAI-TIHU / HWLinks
LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.
☆40Updated 2 years ago
Alternatives and similar repositories for HW
Users that are interested in HW are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆52Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- ☆29Updated 4 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- ☆59Updated 2 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- ☆62Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 4 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- AXI Interconnect☆51Updated 3 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- Simple single-port AXI memory interface☆44Updated last year