menggg22 / CAMASimLinks
A comprehensive content-addressable accelerator simulation framework.
☆18Updated 8 months ago
Alternatives and similar repositories for CAMASim
Users that are interested in CAMASim are comparing it to the libraries listed below
Sorting:
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- ☆16Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 2 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- ☆8Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆28Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- ☆12Updated last year
- ☆28Updated 3 years ago
- HLS project modeling various sparse accelerators.☆13Updated 3 years ago
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- ☆10Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 10 months ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆10Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 5 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆24Updated 6 months ago