menggg22 / CAMASimLinks
A comprehensive content-addressable accelerator simulation framework.
☆19Updated 11 months ago
Alternatives and similar repositories for CAMASim
Users that are interested in CAMASim are comparing it to the libraries listed below
Sorting:
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- ☆29Updated 3 years ago
- ☆25Updated last year
- ☆12Updated last year
- Heterogenous ML accelerator☆19Updated 5 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 months ago
- ☆28Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆17Updated 9 months ago
- ☆16Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆12Updated 6 months ago
- ☆10Updated 2 years ago
- ☆41Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆39Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆67Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆70Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- ACM TODAES Best Paper Award, 2022☆28Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆13Updated 2 years ago
- ☆35Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆15Updated last year