menggg22 / CAMASim
A comprehensive content-addressable accelerator simulation framework.
☆11Updated last week
Related projects ⓘ
Alternatives and complementary repositories for CAMASim
- ☆9Updated 2 years ago
- ☆16Updated 2 years ago
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆14Updated 10 months ago
- ☆12Updated 11 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆20Updated 8 months ago
- Heterogenous ML accelerator☆16Updated last month
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆24Updated 7 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi…☆32Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆35Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆34Updated 4 months ago
- ☆22Updated last year
- ☆10Updated last year
- ☆25Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆15Updated last year
- ☆31Updated 3 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated last month
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆11Updated last year
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆14Updated 10 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago