menggg22 / CAMASimLinks
A comprehensive content-addressable accelerator simulation framework.
☆20Updated last year
Alternatives and similar repositories for CAMASim
Users that are interested in CAMASim are comparing it to the libraries listed below
Sorting:
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆37Updated last week
- ☆25Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆32Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- ☆42Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- ☆19Updated 3 years ago
- ☆29Updated 4 years ago
- ☆21Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆51Updated 4 months ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- Processing in Memory Emulation☆22Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 9 months ago
- ☆10Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆12Updated 9 months ago
- NeuraChip Accelerator Simulator☆15Updated last year
- ☆12Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago