RuokaiYin / LoASLinks
LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.
☆16Updated 9 months ago
Alternatives and similar repositories for LoAS
Users that are interested in LoAS are comparing it to the libraries listed below
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 9 months ago
- ☆18Updated last year
- ☆17Updated 4 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- ☆41Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 9 months ago
- I will share some useful or interesting papers about neuromorphic processor☆28Updated 10 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ☆20Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- SNN on FPGA☆11Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆20Updated 11 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Network on chip based neural network accelerator☆10Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- From Pytorch model to C++ for Vitis HLS☆18Updated 2 weeks ago
- ☆31Updated 8 months ago