RuokaiYin / LoASLinks
LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.
☆14Updated 8 months ago
Alternatives and similar repositories for LoAS
Users that are interested in LoAS are comparing it to the libraries listed below
Sorting:
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 3 months ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 8 months ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- ☆40Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆27Updated 9 months ago
- ☆18Updated last year
- An energy simulation framework for BPTT-based SNN inference and training.☆17Updated 2 years ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆15Updated last year
- ☆17Updated 4 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- bitfusion verilog implementation☆12Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆17Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆22Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆172Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated 10 months ago
- ☆20Updated 4 years ago
- ☆18Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- ☆11Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- This is simple code of SpikedAttention (Neurips 2024)☆20Updated 7 months ago