RuokaiYin / LoASLinks
LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.
☆17Updated 10 months ago
Alternatives and similar repositories for LoAS
Users that are interested in LoAS are comparing it to the libraries listed below
Sorting:
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 6 months ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- ☆43Updated 2 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆15Updated 11 months ago
- ☆18Updated last year
- An energy simulation framework for BPTT-based SNN inference and training.☆17Updated 2 years ago
- ☆17Updated 4 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆28Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 11 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- ☆84Updated last month
- SNN on FPGA☆12Updated 3 years ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆13Updated 3 years ago
- ☆20Updated 4 years ago
- ☆19Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆20Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- Open-source of MSD framework☆16Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆32Updated 10 months ago