hdl / packagesLinks
Repo to help explain the different options users have for packaging.
☆17Updated 3 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- Characterizer☆28Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Open-source PDK version manager☆17Updated 3 weeks ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 5 months ago
- ☆39Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 3 months ago
- ☆10Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆57Updated last week
- SpiceBind – spice inside HDL simulator☆19Updated 2 weeks ago
- Prefix tree adder space exploration library☆57Updated 8 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- ☆18Updated 8 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year