hdl / packagesLinks
Repo to help explain the different options users have for packaging.
☆17Updated 3 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Open-source PDK version manager☆19Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Characterizer☆29Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- Python interface to FPGA interchange format☆41Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- ☆39Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- ☆33Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago