hdl / packagesLinks
Repo to help explain the different options users have for packaging.
☆18Updated 3 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆15Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆39Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- The first-ever opensource RTL stack for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With sta…☆22Updated this week
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- ☆30Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Efabless mpw7 submission☆13Updated last year
- Characterizer☆30Updated 2 months ago
- Library of reusable VHDL components☆28Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Open-source PDK version manager☆25Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆11Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago