hdl / packagesLinks
Repo to help explain the different options users have for packaging.
☆17Updated 2 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Efabless mpw7 submission☆13Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ☆33Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆18Updated 4 years ago
- VHDL related news.☆25Updated this week
- ☆39Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Library of reusable VHDL components☆28Updated last year