Repo to help explain the different options users have for packaging.
☆19Jun 8, 2022Updated 3 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 2 weeks ago
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆12May 29, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- VHDL related news.☆27Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆15Jul 6, 2025Updated 7 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 11 months ago
- ☆20May 5, 2020Updated 5 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- A curated list of awesome resources for HDL design and verification☆169Updated this week
- Announcements related to Verilator☆44Nov 2, 2025Updated 3 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆27Jan 3, 2026Updated last month
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Updated this week
- ☆24Jul 14, 2025Updated 7 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago