hdl / packagesLinks
Repo to help explain the different options users have for packaging.
☆19Updated 3 years ago
Alternatives and similar repositories for packages
Users that are interested in packages are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆22Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Characterizer☆31Updated 2 months ago
- ☆38Updated 3 years ago
- UART cocotb module☆11Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 10 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- SAR ADC on tiny tapeout☆45Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago
- Library of reusable VHDL components☆28Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- Open-source PDK version manager☆37Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 10 months ago
- Efabless mpw7 submission☆14Updated last year
- Generate symbols from HDL components/modules☆22Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 10 months ago