dirjud / Nitro-Parts-lib-XilinxLinks
This is mainly a simulation library of xilinx primitives that are verilator compatible.
☆33Updated last year
Alternatives and similar repositories for Nitro-Parts-lib-Xilinx
Users that are interested in Nitro-Parts-lib-Xilinx are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- ☆38Updated 3 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- ☆32Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Extended and external tests for Verilator testing☆16Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- mantle library☆44Updated 2 years ago