dirjud / Nitro-Parts-lib-XilinxLinks
This is mainly a simulation library of xilinx primitives that are verilator compatible.
☆33Updated last year
Alternatives and similar repositories for Nitro-Parts-lib-Xilinx
Users that are interested in Nitro-Parts-lib-Xilinx are comparing it to the libraries listed below
Sorting:
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- ☆33Updated 2 years ago
- ☆38Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Advanced Debug Interface☆15Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last month