Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
☆171Oct 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for bazel_rules_hdl
Users that are interested in bazel_rules_hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Bazel rules for Xilinx Vivado☆22Sep 1, 2022Updated 4 years ago
- Coverview☆36Oct 5, 2026Updated 3 weeks ago
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- SystemVerilog compiler and language services☆1,174Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- XLS: Accelerated HW Synthesis☆1,969Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- ☆30Updated this week
- ☆18Sep 29, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week
- Bazel/Build Analysis and Navigation Tool☆32Oct 23, 2026Updated last week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- A new hermetic toolchain for bazel☆33Feb 3, 2023Updated 3 years ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- ☆27Oct 19, 2026Updated last week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Universal Memory Interface (UMI)☆171Oct 26, 2026Updated last week
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆19Jul 9, 2025Updated last year