Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
☆155Dec 9, 2025Updated 2 months ago
Alternatives and similar repositories for bazel_rules_hdl
Users that are interested in bazel_rules_hdl are comparing it to the libraries listed below
Sorting:
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- Bazel rules for Xilinx Vivado☆20Sep 1, 2022Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- ☆18Jul 9, 2025Updated 7 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Bazel/Build Analysis and Navigation Tool☆25Feb 6, 2026Updated 3 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- ☆12May 28, 2025Updated 9 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A new hermetic toolchain for bazel☆33Feb 3, 2023Updated 3 years ago
- Coverview☆28Jan 29, 2026Updated last month
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 8 months ago
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Python interface for cross-calling with HDL☆47Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- XLS: Accelerated HW Synthesis☆1,428Feb 25, 2026Updated last week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- ☆11Mar 2, 2022Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago