Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)
☆166Jul 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for bazel_rules_hdl
Users that are interested in bazel_rules_hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bazel rules for Xilinx Vivado☆20Sep 1, 2022Updated 3 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- Bazel/Build Analysis and Navigation Tool☆29Updated this week
- Bazel build rules for compiling Verilog☆22Mar 4, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- SystemVerilog compiler and language services☆1,090Updated this week
- Coverview☆31Updated this week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Jul 9, 2025Updated last year
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- ☆12May 28, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,514Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆99Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,439Jul 2, 2026Updated 3 weeks ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- A new hermetic toolchain for bazel☆33Feb 3, 2023Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A CSV file parser, written in SystemVerilog☆27Jul 13, 2016Updated 10 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Bazel rules to create portable Linux applications by bundling a binary target and all its runfiles into a self-contained AppImage binary.☆39Updated this week
- nix to bazel-re proxy☆27Oct 1, 2024Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆124Sep 20, 2023Updated 2 years ago