☆39Apr 10, 2023Updated 2 years ago
Alternatives and similar repositories for bigspicy
Users that are interested in bigspicy are comparing it to the libraries listed below
Sorting:
- FOSS EKV2.6 Compact Model☆18Sep 5, 2025Updated 6 months ago
- ☆12Jan 25, 2023Updated 3 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆12Jul 6, 2025Updated 8 months ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- skywater 130nm pdk☆44Updated this week
- This library is a low level parser for the OpenAccess file format.☆16Jun 24, 2017Updated 8 years ago
- Raw data collected about the SKY130 process technology.☆63May 7, 2023Updated 2 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated 2 weeks ago
- Python port of xsection script for KLayout☆17Dec 1, 2023Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated 3 weeks ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Easily mesh collections of 2D and 3D polygons with complex extrusions using GMSH☆29Updated this week
- Tapeouts done using OpenFASOC☆17Nov 3, 2025Updated 4 months ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- ☆342Jan 13, 2026Updated 2 months ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆473May 31, 2023Updated 2 years ago
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- ☆53Apr 8, 2024Updated last year
- ☆17Feb 10, 2023Updated 3 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- Photonic circuit network simulator☆24Mar 5, 2023Updated 3 years ago
- edX silicon photonics course☆12Mar 21, 2018Updated 8 years ago
- OpenVAF revived by community☆23Jul 21, 2025Updated 8 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆90Dec 18, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- ☆25Dec 16, 2020Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆451Updated this week
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago