comsec-group / HiFi-DRAMLinks
This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging
☆20Updated last year
Alternatives and similar repositories for HiFi-DRAM
Users that are interested in HiFi-DRAM are comparing it to the libraries listed below
Sorting:
- Library of open source PDKs☆65Updated this week
- ☆44Updated 6 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- ☆33Updated 6 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Updated 5 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- design and verification of asynchronous circuits☆43Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Verilog hardware abstraction library☆45Updated this week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆22Updated 3 years ago
- ☆33Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Open source process design kit for 28nm open process☆72Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆56Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- ☆33Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- IDEA project source files☆111Updated 3 months ago
- OpenDesign Flow Database☆17Updated 7 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Coriolis VLSI EDA Tool (LIP6)☆77Updated 2 weeks ago
- An automatic clock gating utility☆52Updated 9 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Updated 5 years ago
- ☆38Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- sram/rram/mram.. compiler☆46Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago