comsec-group / HiFi-DRAMLinks
This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifiers with IC Imaging
☆20Updated last year
Alternatives and similar repositories for HiFi-DRAM
Users that are interested in HiFi-DRAM are comparing it to the libraries listed below
Sorting:
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated 2 weeks ago
- Open-source RTL logic simulator with CUDA acceleration☆188Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆25Updated 5 months ago
- design and verification of asynchronous circuits☆39Updated last week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- ☆44Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- A configurable SRAM generator☆53Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆16Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 8 months ago
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Updated 4 years ago
- ☆33Updated 5 years ago
- Hardware abstraction library☆30Updated 2 months ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- A tool for synthesizing Verilog programs☆95Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- An infrastructure for integrated EDA☆41Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- ☆19Updated last year
- LLM Agent for Hardware Description Language☆20Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- An open-source custom cache generator.☆34Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago