opencomputeproject / ODSA-CDXML
TBD
☆12Updated 3 months ago
Alternatives and similar repositories for ODSA-CDXML
Users that are interested in ODSA-CDXML are comparing it to the libraries listed below
Sorting:
- ☆44Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- Open source process design kit for 28nm open process☆55Updated last year
- OpenROAD's Chatbot Assistant☆14Updated this week
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A configurable SRAM generator☆48Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- An infrastructure for integrated EDA☆40Updated last year
- ☆18Updated 10 months ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- ☆36Updated 2 years ago
- ☆22Updated 4 years ago
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated this week
- Power grid analysis☆19Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆32Updated last week
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆13Updated 2 years ago