pulp-platform/adv_dbg_if external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

pulp-platform/adv_dbg_if

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/pulp-platform/adv_dbg_if)

Close

pulp-platform / adv_dbg_ifView on GitHubMore

• External links
• Readme badge

Advanced Debug Interface

☆14Jan 23, 2025Updated last year

Alternatives and similar repositories for adv_dbg_if

Users that are interested in adv_dbg_if are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• kkiningh / cs231n-project

  View on GitHub
  CNN accelerator
  ☆29Jun 11, 2017Updated 8 years ago
• pulp-platform / ri5cy_gnu_toolchain

  View on GitHub
  ☆23Mar 15, 2025Updated last year
• opensocdebug / osd-hw

  View on GitHub
  Open SoC Debug Hardware Reference Implementation
  ☆16Jul 15, 2019Updated 6 years ago
• jdryg / RISCVEmu

  View on GitHub
  Toy RISC-V emulator
  ☆15Oct 10, 2017Updated 8 years ago
• grayresearch / s4ga

  View on GitHub
  a small simple slow serial FPGA core
  ☆16Mar 11, 2021Updated 5 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• pulp-platform / fpu_div_sqrt_mvp

  View on GitHub
  [UNRELEASED] FP div/sqrt unit for transprecision
  ☆27Sep 9, 2025Updated 6 months ago
• drom / atom-hide

  View on GitHub
  Atom Hardware IDE
  ☆13May 4, 2021Updated 4 years ago
• PacoReinaCampo / MPSoC-RISCV

  View on GitHub
  Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆13Updated this week
• kkiningh / synthesis-example

  View on GitHub
  Example of a full DC synthesis script for a simple design
  ☆14Feb 25, 2019Updated 7 years ago
• jkorinth / chisel-packaging

  View on GitHub
  IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
  ☆12Dec 5, 2018Updated 7 years ago
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• pybfms / pybfms

  View on GitHub
  Provides automation scripts for building BFMs
  ☆16Apr 19, 2025Updated 11 months ago
• AlessandroCilardo / NaplesPU

  View on GitHub
  The official NaplesPU hardware code repository
  ☆22Jul 27, 2019Updated 6 years ago
• PacoReinaCampo / MPSoC-DV

  View on GitHub
  Multi-Processor System on Chip verified with UVM/OSVVM/FV
  ☆35Feb 28, 2026Updated 3 weeks ago
• ecilasun / e32e

  View on GitHub
  Latest in the line of the E32 processors with better/generic cache placement
  ☆10Feb 25, 2023Updated 3 years ago
• PacoReinaCampo / SoC-RISCV

  View on GitHub
  System on Chip with RISCV-32 / RISCV-64 / RISCV-128
  ☆22Updated this week
• pulp-platform / ace

  View on GitHub
  ☆21Mar 11, 2026Updated last week
• pulp-platform / pulp-builder

  View on GitHub
  ☆10Feb 27, 2020Updated 6 years ago
• htfab / rotfpga

  View on GitHub
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆24Nov 15, 2021Updated 4 years ago
• bespoke-silicon-group / bsg_fakeram

  View on GitHub
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆38Jan 13, 2023Updated 3 years ago
• marlls1989 / arv

  View on GitHub
  ARV: Asynchronous RISC-V Go High-level Functional Model
  ☆25May 18, 2021Updated 4 years ago
• RoaLogic / adv_dbg_if

  View on GitHub
  Universal Advanced JTAG Debug Interface
  ☆17May 10, 2024Updated last year
• pulp-platform / jtag_pulp

  View on GitHub
  ☆13May 5, 2023Updated 2 years ago
• rggen / rggen-sample-testbench

  View on GitHub
  ☆16Feb 5, 2026Updated last month
• etern / lz4

  View on GitHub
  lz4 in python
  ☆13Apr 20, 2017Updated 8 years ago
• hipacc / hipacc-fpga

  View on GitHub
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Oct 8, 2018Updated 7 years ago
• SiliconSemantics / firrtlator

  View on GitHub
  firrtlator is a FIRRTL C++ library
  ☆23Dec 15, 2016Updated 9 years ago
• jbush001 / FPGAWhack

  View on GitHub
  Video Effects on VGA
  ☆15Jan 7, 2019Updated 7 years ago
• pulp-platform / fpu

  View on GitHub
  ☆59Feb 18, 2019Updated 7 years ago
• bkaradzic / vg-renderer

  View on GitHub
  A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)
  ☆10Feb 11, 2026Updated last month
• Xilinx / pcie-model

  View on GitHub
  PCI Express controller model
  ☆73Oct 5, 2022Updated 3 years ago
• f4pga / axi-vip

  View on GitHub
  ☆14Jun 7, 2021Updated 4 years ago
• cucapra / latte21

  View on GitHub
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Nov 2, 2021Updated 4 years ago
• iDoka / hdl-secded-producer

  View on GitHub
  MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
  ☆12Dec 27, 2022Updated 3 years ago
• pulp-platform / dram_rtl_sim

  View on GitHub
  ☆19Oct 7, 2025Updated 5 months ago
• tvanas / r-vex

  View on GitHub
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆39Mar 14, 2015Updated 11 years ago
• lileilei-camera / isp

  View on GitHub
  open cv software isp study
  ☆17Nov 9, 2020Updated 5 years ago
• dhanna11 / OpenGPU

  View on GitHub
  ☆11Feb 16, 2019Updated 7 years ago