Advanced Debug Interface
☆14Jan 23, 2025Updated last year
Alternatives and similar repositories for adv_dbg_if
Users that are interested in adv_dbg_if are comparing it to the libraries listed below
Sorting:
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- Network on Chip for MPSoC☆28Updated this week
- ☆23Mar 15, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- Example of a full DC synthesis script for a simple design☆13Feb 25, 2019Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆16Feb 5, 2026Updated 3 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆13Jan 14, 2021Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 10 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆21Feb 20, 2026Updated last week
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 24, 2026Updated last week
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- ☆27May 11, 2021Updated 4 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- ☆62Feb 23, 2026Updated last week