Alternatives and similar repositories for X-Cache

Users that are interested in X-Cache are comparing it to the libraries listed below

• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆21Updated 2 years ago
• PolyArch / gem-forge-framework
  ☆25Updated last year
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆19Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• pku-liang / ksim
  ☆41Updated 4 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆34Updated 5 months ago
• CMU-SAFARI / Load-Inspector
  A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…
  ☆21Updated 11 months ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆53Updated 2 months ago
• cornell-zhang / allo-pldi24-artifact
  Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"
  ☆24Updated last year
• stanford-ppl / DAM-RS
  ☆19Updated 3 months ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆68Updated 11 months ago
• EECS-NTNU / chipyard
  Pre-release starter template for custom Chisel projects
  ☆9Updated 2 months ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆37Updated 2 years ago
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• pku-liang / hestia
  ☆14Updated 2 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆52Updated 9 months ago
• nqdtan / vck5000_vivado_ulp
  An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000
  ☆12Updated 10 months ago
• UCLA-VAST / hbmbench
  ☆24Updated 4 years ago
• bsc-mem / Mess-simulator
  A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.
  ☆24Updated 3 weeks ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆31Updated 3 years ago
• sfu-arch / SpGEMM
  ☆35Updated 4 years ago
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆32Updated last year
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆55Updated 5 months ago
• suchandler96 / gem5-NVDLA
  ☆30Updated 2 months ago
• UIUC-ChenLab / Nimblock
  ☆13Updated last year
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆71Updated 6 years ago
• topanitanw / Cacti-7.0
  ☆12Updated last month