spcl / stencilflow
☆16Updated 3 years ago
Alternatives and similar repositories for stencilflow:
Users that are interested in stencilflow are comparing it to the libraries listed below
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 4 months ago
- ☆28Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated last year
- ☆15Updated 3 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆71Updated 2 years ago
- ☆28Updated 5 months ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- ☆21Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆14Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Chai☆43Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Xilinx Modifications to Halide☆12Updated 3 years ago
- Tutorial Material from the SST Team☆19Updated 10 months ago
- MAFIA: Multiple Application Framework for GPU architectures☆25Updated 3 years ago