spcl / stencilflow

Related projects ⓘ

Alternatives and complementary repositories for stencilflow

• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆22Updated this week
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆18Updated last year
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 2 months ago
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆38Updated last year
• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆15Updated 2 years ago
• Fibertree-Project / fibertree
  Fibertree emulator
  ☆11Updated this week
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆76Updated 3 years ago
• cornell-zhang / UniSparse
  Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization
  ☆28Updated 5 months ago
• CMU-SAFARI / SparseP
  SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…
  ☆70Updated 2 years ago
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆16Updated 2 years ago
• argonne-lcf / AIaccelerators-SC23-tutorial
  AI Accelerators-SC23-tutorial Repository
  ☆11Updated 11 months ago
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• zhguanw / lin-analyzer
  A high-level performance analysis tool for FPGA-based accelerators
  ☆18Updated 7 years ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆29Updated last year
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆81Updated 3 weeks ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆29Updated 5 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆39Updated 2 years ago
• maestro-project / frame
  FRAME: Fast Roofline Analytical Modeling and Estimation
  ☆31Updated last year
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆19Updated 2 weeks ago
• he-actlab / polymath
  ☆19Updated last year
• HPCRL / ASPLOS_artifact
  ☆14Updated 3 years ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆44Updated 2 years ago
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 3 years ago
• weiya711 / sam
  ☆15Updated this week
• hpc-ulisboa / NDPmulator
  A Full-System Framework for Simulating NDP devices from Caches to DRAM
  ☆14Updated 9 months ago
• cowanmeg / cgo-artifact-2020
  Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels
  ☆17Updated 4 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated last month
• pnnl / arena
  The programming runtime and interfaces for ARENA.
  ☆14Updated 3 years ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆18Updated 6 months ago
• union-codesign / union
  ☆15Updated 3 years ago