spcl / stencilflow
☆16Updated 3 years ago
Alternatives and similar repositories for stencilflow
Users that are interested in stencilflow are comparing it to the libraries listed below
Sorting:
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 6 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 5 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated 9 months ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- SST Architectural Simulation Components and Libraries☆96Updated last week
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- Tutorial Material from the SST Team☆19Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆91Updated last month
- ☆14Updated 3 years ago
- ☆26Updated last year
- Xilinx Modifications to Halide☆12Updated 4 years ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆73Updated 2 years ago
- ☆30Updated 7 months ago
- agile hardware-software co-design☆46Updated 3 years ago
- Data-Centric MLIR dialect☆41Updated last year
- ☆29Updated 6 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Chai☆43Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- Fibertree emulator☆12Updated 6 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 8 months ago
- ☆41Updated last week
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- ☆18Updated last week