A heterogeneous accelerator-centric compute cluster
☆52Aug 14, 2026Updated this week
Alternatives and similar repositories for snax_cluster
Users that are interested in snax_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jul 1, 2024Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆73Updated this week
- Model LLM inference on single-core dataflow accelerators☆20Dec 16, 2025Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆199Jun 15, 2026Updated 2 months ago
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Driving Snax with MLIR☆25Apr 22, 2026Updated 3 months ago
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆17Jun 3, 2026Updated 2 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆55Oct 31, 2025Updated 9 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- ☆48Jul 31, 2026Updated 2 weeks ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 9 months ago
- RTL for AXI over UCIe bridge.☆27Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆112Nov 26, 2025Updated 8 months ago
- ☆25Apr 17, 2026Updated 4 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Aug 6, 2026Updated last week
- ☆36Jul 13, 2026Updated last month
- ☆13May 10, 2018Updated 8 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆292Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,432Jun 30, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Aug 5, 2026Updated last week
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated 2 weeks ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 4 months ago
- ☆20Aug 6, 2026Updated last week
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last week
- A comprehensive content-addressable accelerator simulation framework.☆22Apr 16, 2026Updated 4 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆85Sep 29, 2025Updated 10 months ago
- Universal number Posit HDL Arithmetic Architecture generator☆72Jun 24, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- ☆44Oct 21, 2025Updated 9 months ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆117Updated this week
- ☆32Mar 31, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆34Aug 5, 2026Updated 2 weeks ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago