A heterogeneous accelerator-centric compute cluster
☆45Jun 7, 2026Updated last week
Alternatives and similar repositories for snax_cluster
Users that are interested in snax_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆69Jul 5, 2025Updated 11 months ago
- Model LLM inference on single-core dataflow accelerators☆19Dec 16, 2025Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆194Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- ☆22May 13, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆23Apr 16, 2023Updated 3 years ago
- Driving Snax with MLIR☆21Apr 22, 2026Updated last month
- A custom homebrew lichess client for the Nintendo Wii using the lichess API☆11Sep 10, 2024Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆102Nov 26, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆21Feb 16, 2024Updated 2 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆48Jan 13, 2025Updated last year
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆68Jun 9, 2026Updated last week
- ☆17Oct 20, 2025Updated 7 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- An open-source simulator framework for neural processing units☆40Mar 23, 2026Updated 2 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated last month
- Pursuing the best performance of linear solver in circuit simulation☆43Mar 26, 2026Updated 2 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆56Jun 7, 2026Updated last week
- Universal number Posit HDL Arithmetic Architecture generator☆71Jun 24, 2019Updated 6 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆17Sep 30, 2023Updated 2 years ago
- Long Short-Term Memory Neural Networks trained and tested on the TIMIT Acoustic-Phonetic Continuous Speech Corpus.☆11Aug 27, 2017Updated 8 years ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago