KULeuven-MICAS / snax_clusterLinks
A heterogeneous accelerator-centric compute cluster
☆30Updated this week
Alternatives and similar repositories for snax_cluster
Users that are interested in snax_cluster are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆64Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆158Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated this week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆149Updated 4 months ago
- ☆34Updated 4 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- vector accelerating unit☆34Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆73Updated 2 weeks ago
- ☆17Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆104Updated 5 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆37Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago