A heterogeneous accelerator-centric compute cluster
☆47Jun 28, 2026Updated last week
Alternatives and similar repositories for snax_cluster
Users that are interested in snax_cluster are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆70Jul 1, 2026Updated last week
- Model LLM inference on single-core dataflow accelerators☆19Dec 16, 2025Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆196Jun 15, 2026Updated 3 weeks ago
- ☆24Apr 17, 2026Updated 2 months ago
- ☆22May 13, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CVA6 softcore contest☆24Updated this week
- ☆23Apr 16, 2023Updated 3 years ago
- Driving Snax with MLIR☆23Apr 22, 2026Updated 2 months ago
- A custom homebrew lichess client for the Nintendo Wii using the lichess API☆11Sep 10, 2024Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆19Jul 9, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 8 months ago
- 处理器相关文集☆17Updated this week
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆107Nov 26, 2025Updated 7 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- Composable and Embeddable Communication Runtime for Distributed AI Services☆102Jun 5, 2026Updated last month
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆68Jun 9, 2026Updated last month
- ☆17Jun 29, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- An open-source simulator framework for neural processing units☆44Jun 22, 2026Updated 2 weeks ago
- To achieve a variety of classic neural network☆13Jan 16, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- 💫 ManimGL with interactive previewing in VSCode☆47Apr 4, 2026Updated 3 months ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- Pursuing the best performance of linear solver in circuit simulation☆45Mar 26, 2026Updated 3 months ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Dec 11, 2024Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago