KULeuven-MICAS / snax_clusterLinks
A heterogeneous accelerator-centric compute cluster
☆30Updated this week
Alternatives and similar repositories for snax_cluster
Users that are interested in snax_cluster are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆62Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆68Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- ☆35Updated 2 weeks ago
- ☆17Updated 5 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆164Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆72Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated this week
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆71Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago