The-OpenROAD-Project / micro2022tutorial
Website for the OpenROAD tutorial held at the MICRO 2022 conference
☆26Updated 2 years ago
Alternatives and similar repositories for micro2022tutorial:
Users that are interested in micro2022tutorial are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆86Updated last year
- ☆67Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 7 months ago
- ☆101Updated 5 years ago
- ☆50Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆34Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆119Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆20Updated last year
- ☆15Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆86Updated 4 years ago
- Logic synthesis and ABC based optimization☆48Updated last month
- ☆86Updated 10 months ago
- ☆117Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- ☆40Updated 4 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- ☆40Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago