The-OpenROAD-Project / micro2022tutorialLinks
Website for the OpenROAD tutorial held at the MICRO 2022 conference
☆31Updated 3 years ago
Alternatives and similar repositories for micro2022tutorial
Users that are interested in micro2022tutorial are comparing it to the libraries listed below
Sorting:
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Next generation CGRA generator☆115Updated this week
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- ☆106Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated 3 weeks ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆122Updated this week
- ☆67Updated 4 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆99Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆48Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- Modular Multi-ported SRAM-based Memory☆31Updated 11 months ago
- Tutorials on HLS Design☆52Updated 5 years ago