Website for the OpenROAD tutorial held at the MICRO 2022 conference
☆36Oct 6, 2022Updated 3 years ago
Alternatives and similar repositories for micro2022tutorial
Users that are interested in micro2022tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Mar 4, 2025Updated last year
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 5 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆722Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Light modbus RTU Slave without SPL and HAL. This lib doesn't need timers, only UART and 2 channels of DMA.☆10Jun 25, 2019Updated 7 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆36Jun 30, 2020Updated 6 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Aug 7, 2026Updated 3 weeks ago
- ☆27Aug 2, 2021Updated 5 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated last year
- Replace Tcl scripting with Python☆18Updated this week
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- All Digital Phase-Locked Loop (ADPLL)☆41Jan 16, 2024Updated 2 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated last month
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆17Mar 17, 2019Updated 7 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆29Jan 28, 2025Updated last year
- ☆30Jul 27, 2017Updated 9 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- FPGA accelerated TinyYOLO v2 object detection neural network☆79Jul 31, 2018Updated 8 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- A toolkit for exploring regions of variation in pangenomes☆15Jun 12, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jul 30, 2021Updated 5 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- gdsfactory implementation of LXT PDK.☆24Aug 4, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,122Aug 16, 2026Updated 2 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆156Mar 19, 2018Updated 8 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago