OFS / ofs-platform-afu-bbb
OFS Platform Components
☆16Updated last month
Related projects ⓘ
Alternatives and complementary repositories for ofs-platform-afu-bbb
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- ☆67Updated 10 years ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- ☆24Updated 9 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- ☆75Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆60Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year
- Verilog Content Addressable Memory Module☆102Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- ☆48Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Public release☆46Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆140Updated this week
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- ☆87Updated 8 months ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆34Updated 8 years ago
- ☆22Updated 3 years ago