OFS Platform Components
☆19May 28, 2025Updated 9 months ago
Alternatives and similar repositories for ofs-platform-afu-bbb
Users that are interested in ofs-platform-afu-bbb are comparing it to the libraries listed below
Sorting:
- Linux kernel driver for the Device Feature List framework for FPGA devices☆25Feb 6, 2025Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- ☆18Jul 3, 2025Updated 8 months ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated last month
- Open Programmable Acceleration Engine☆270Jul 25, 2025Updated 7 months ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- HF-RISC SoC☆39Nov 10, 2025Updated 3 months ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆15Oct 29, 2025Updated 4 months ago
- ☆13Aug 17, 2021Updated 4 years ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Mar 3, 2025Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Jewel: Resource-Efficient Joint Packet and Flow Level Inference in Programmable Switches☆12Mar 18, 2024Updated last year
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- USB device library☆12Jan 16, 2026Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- GPU Memory Reservation Library☆26Updated this week
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64☆15Aug 22, 2019Updated 6 years ago
- The Faust Online Documentation☆12Jan 27, 2026Updated last month
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- The main repository of CargOS☆10Mar 24, 2025Updated 11 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- ☆10Nov 8, 2019Updated 6 years ago