OFS Platform Components
☆19Oct 5, 2026Updated 3 weeks ago
Alternatives and similar repositories for ofs-platform-afu-bbb
Users that are interested in ofs-platform-afu-bbb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux kernel driver for the Device Feature List framework for FPGA devices☆25Feb 6, 2025Updated last year
- ☆18Sep 25, 2026Updated last month
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Jan 28, 2025Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- ☆11Jul 1, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open Programmable Acceleration Engine☆269Jul 10, 2026Updated 3 months ago
- ☆15May 10, 2019Updated 7 years ago
- A multicore microprocessor test harness for measuring interference☆15Apr 16, 2020Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Oct 19, 2026Updated 2 weeks ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Sep 22, 2026Updated last month
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Software control for CASPER FPGAs☆24Feb 5, 2026Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- ☆18Jan 7, 2023Updated 3 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 10 months ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Jul 17, 2021Updated 5 years ago
- ☆14Aug 24, 2026Updated 2 months ago
- Source code for 'Scala for Java Developers: A Practical Primer' by Toby Weston☆11Dec 6, 2020Updated 5 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆13Updated this week
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 7 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 📄 Nano JSX Template using Isomorphic JSX.☆13Oct 7, 2022Updated 4 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Educational materials and tooling for digital HDL synthesis in Python with myHDL☆36Sep 24, 2018Updated 8 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- Piano readable stream/component☆10Aug 29, 2015Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A libui wrapper for .NET Core☆13Jun 28, 2016Updated 10 years ago