cornell-zhang / SmoothELinks
SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)
☆29Updated last week
Alternatives and similar repositories for SmoothE
Users that are interested in SmoothE are comparing it to the libraries listed below
Sorting:
- ☆11Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 5 years ago
- Using e-graphs for logic synthesis☆28Updated this week
- A graph linear algebra overlay☆51Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆17Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated last year
- ☆60Updated 8 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 7 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- ☆10Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Updated 8 months ago
- ☆16Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 8 months ago
- ☆29Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- ☆18Updated 2 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆38Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆32Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆49Updated 4 months ago
- ☆26Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago