A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
☆135Jul 17, 2019Updated 7 years ago
Alternatives and similar repositories for verilog-parser
Users that are interested in verilog-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- ☆15Oct 24, 2019Updated 7 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- ☆106Jun 27, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Open source EDA chip design flow☆53Mar 15, 2017Updated 9 years ago
- SystemVerilog compiler and language services☆1,174Updated this week
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- OpenSTA engine☆638Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,249Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- ☆14Jun 22, 2017Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆42Apr 3, 2023Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆153Mar 20, 2023Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- A logic synthesis tool☆91Aug 8, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week