A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
☆135Jul 17, 2019Updated 6 years ago
Alternatives and similar repositories for verilog-parser
Users that are interested in verilog-parser are comparing it to the libraries listed below
Sorting:
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- ☆104Jun 27, 2022Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆968Updated this week
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- OpenSTA engine☆551Updated this week
- Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian☆45Feb 17, 2021Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- EDA wiki☆53Mar 1, 2023Updated 3 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Feb 26, 2026Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Read-only release history for Verilog-Perl☆14Jan 8, 2015Updated 11 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week