A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.
☆18Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for SPEF_EXTRACTOR
Users that are interested in SPEF_EXTRACTOR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TBD☆15Feb 6, 2025Updated last year
- ☆27Dec 16, 2020Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- 一个基于国密算法的安全文件传输系统，算法库基于GmSSL。☆14Apr 13, 2019Updated 7 years ago
- Landing a Spaceship using Upside-Down Reinforcement Learning (a.k.a ⅂ꓤ)☆13Oct 25, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆55Jan 19, 2025Updated last year
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago
- ☆45May 29, 2026Updated 2 weeks ago
- Create and populate a MySQL Database from Web of Science raw xml data☆17Dec 12, 2016Updated 9 years ago
- [ICML 2023] Official code for "DevFormer: A Symmetric Transformer for Context-Aware Device Placement"☆22Dec 7, 2024Updated last year
- StarPU Runtime system☆16Sep 22, 2010Updated 15 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Official Pytorch implementation of Continuous Object Representation Networks: Novel View Synthesis without 3D or Target View Supervision☆15Nov 8, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- General purpose task runner☆12Nov 10, 2025Updated 7 months ago
- Open source EDA chip design flow☆50Mar 15, 2017Updated 9 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- Effective CNN based capacitance models for parasitic extraction (ICCAD'21, TODAES 2023)☆13Apr 9, 2026Updated 2 months ago
- Using word embeddings (word2vec) for ontology learning☆20Jan 10, 2017Updated 9 years ago
- ☆14May 8, 2022Updated 4 years ago
- VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis☆13Mar 8, 2022Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆484May 17, 2026Updated 3 weeks ago
- Spectral Toolkit of Algorithms for Graphs☆14Jun 6, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple command line tool for quickly analysing the structure of an arbitrary XML file☆35Jun 2, 2023Updated 3 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- ☆16May 25, 2023Updated 3 years ago
- ☆21Sep 15, 2024Updated last year
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 10 months ago
- ☆17Mar 4, 2019Updated 7 years ago
- Timing prediction dataset download and instructions.☆18Jun 7, 2023Updated 3 years ago
- Graph Neural Networks for Predicting Circuit Reliability Degradation. TCAD 2022☆23Dec 9, 2022Updated 3 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Mar 18, 2026Updated 2 months ago
- ☆32Jun 23, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- Json Signing, Verification☆19Jul 16, 2023Updated 2 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18May 31, 2026Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago