A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.
☆17Sep 23, 2020Updated 5 years ago
Alternatives and similar repositories for SPEF_EXTRACTOR
Users that are interested in SPEF_EXTRACTOR are comparing it to the libraries listed below
Sorting:
- TBD☆15Feb 6, 2025Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Jan 19, 2025Updated last year
- ☆24Dec 16, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆37Jan 7, 2026Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- 一个基于国密算法的安全文件传输系统，算法库基于GmSSL。☆13Apr 13, 2019Updated 6 years ago
- ☆14Feb 3, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- General purpose task runner☆10Nov 10, 2025Updated 3 months ago
- Библиотека Arduino для магнитного датчика MT6701☆11Jan 17, 2025Updated last year
- ☆51Apr 8, 2024Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- An oscilloscope written for the Mojo V3, a Spartan-6 based FPGA☆11May 23, 2017Updated 8 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- ☆11Aug 26, 2023Updated 2 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- PCB files for the Adafruit TB6612 Motor Driver Breakout☆10Jun 14, 2019Updated 6 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 7 months ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- linux-4.14.xxx for Phytium soc family, the ft2000plus chipset☆11Oct 20, 2019Updated 6 years ago
- Polanduino - Arduino from Poland (RP2040 board)☆21Dec 23, 2022Updated 3 years ago
- A combined frame and 4in1 brushless ESC running BLHeli_s with 16mm hole spacing☆11Nov 8, 2017Updated 8 years ago