jameshanlon / netlist-pathsLinks
A library and command-line tool for querying a Verilog netlist.
☆27Updated 3 years ago
Alternatives and similar repositories for netlist-paths
Users that are interested in netlist-paths are comparing it to the libraries listed below
Sorting:
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆52Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Cross EDA Abstraction and Automation☆39Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆44Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- CMake based hardware build system☆27Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆36Updated last week
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Extended and external tests for Verilator testing☆16Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆39Updated last month
- Platform Level Interrupt Controller☆41Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆46Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- ☆31Updated last year
- A framework for FPGA emulation of mixed-signal systems☆35Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- ☆36Updated 2 years ago