jameshanlon / netlist-pathsLinks
A library and command-line tool for querying a Verilog netlist.
☆28Updated 3 years ago
Alternatives and similar repositories for netlist-paths
Users that are interested in netlist-paths are comparing it to the libraries listed below
Sorting:
- Cross EDA Abstraction and Automation☆40Updated this week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated last month
- ☆31Updated 2 years ago
- A header only C++11 library for functional coverage☆36Updated 3 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- CMake based hardware build system☆31Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 4 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- ☆44Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- ☆13Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆26Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago