lewiz-support / LMAC_CORE1
LMAC Core1 - Ethernet 1G/100M/10M
☆16Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE1:
Users that are interested in LMAC_CORE1 are comparing it to the libraries listed below
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆19Updated last year
- TCL framework to package Vivado IP-Cores☆15Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆13Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Library of reusable VHDL components☆28Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- Python/Simulator integration using procedure calls☆9Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆21Updated last month
- A library of verilog and vhdl modules☆15Updated 6 years ago
- ☆29Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- UART models for cocotb☆26Updated 2 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆13Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- git clone of http://code.google.com/p/axi-bfm/☆17Updated 11 years ago
- high level VHDL floating point library for synthesis in fpga☆16Updated last month
- ☆13Updated 5 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆16Updated 7 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago