LMAC Core1 - Ethernet 1G/100M/10M
☆19Apr 3, 2023Updated 3 years ago
Alternatives and similar repositories for LMAC_CORE1
Users that are interested in LMAC_CORE1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- Characterizer☆39Jun 26, 2026Updated last month
- ☆13Jun 21, 2026Updated last month
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆47Apr 3, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- A modular hardware abstraction library☆55Updated this week
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 11 years ago
- ☆10May 27, 2026Updated last month
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆38Mar 7, 2026Updated 4 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- System Design in Python (SyDPy) is a tool for design and verification of concurrent systems. The tool is offered as an alternative to Sys…☆12Jun 2, 2016Updated 10 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- A data acquisition framework in Python and Verilog.☆47Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- ☆18Jul 9, 2025Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago