lewiz-support / LMAC_CORE1View external linksLinks
LMAC Core1 - Ethernet 1G/100M/10M
☆19Apr 3, 2023Updated 2 years ago
Alternatives and similar repositories for LMAC_CORE1
Users that are interested in LMAC_CORE1 are comparing it to the libraries listed below
Sorting:
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- A data acquisition framework in Python and Verilog.☆43Jan 30, 2026Updated 2 weeks ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ☆19Oct 28, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆36Feb 5, 2026Updated last week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 3 years ago
- ☆20Jul 28, 2021Updated 4 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- ☆20Nov 22, 2021Updated 4 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- ☆29Feb 20, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- CAN with Flexible Data-rate IP Core developed at Department of Measurement of FEE CTU☆29Sep 15, 2022Updated 3 years ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- Python package for IBIS-AMI model development and testing☆33Feb 6, 2026Updated last week