LMAC Core1 - Ethernet 1G/100M/10M
☆19Apr 3, 2023Updated 3 years ago
Alternatives and similar repositories for LMAC_CORE1
Users that are interested in LMAC_CORE1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆47Apr 3, 2023Updated 3 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Characterizer☆37Nov 19, 2025Updated 6 months ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- ☆10Jul 15, 2022Updated 3 years ago
- Analog Circuit Simulator☆26Sep 6, 2024Updated last year
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generic TCP listening and accepting☆33Feb 3, 2012Updated 14 years ago
- Verilog hardware abstraction library☆53Updated this week
- lwIP DNAT support☆16Mar 13, 2025Updated last year
- A data acquisition framework in Python and Verilog.☆46Updated this week
- A simple TFTP Server and Client Implementation in C.☆14Jan 4, 2020Updated 6 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- lwIP - A Lightweight TCP/IP stack https://github.com/lwip-tcpip/lwip☆15Oct 14, 2024Updated last year
- ☆21Nov 22, 2021Updated 4 years ago
- This project has been deprecated and the repository will no longer be updated. C++ SDK generated from YANG data models.☆18Nov 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open source MQTT 3.1 broker.☆16Apr 1, 2012Updated 14 years ago
- A simple and tiny validating XML parser library in C. It is specifically developed for embedded applications in mind.☆17Feb 1, 2023Updated 3 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated last week
- A simple open source implementation of the sntp protocol☆14Mar 1, 2023Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Predict traffic signal phase and timing in fixed and adaptively controlled environment using historical traffic data☆16Oct 27, 2017Updated 8 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board☆36Jun 26, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 16 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- This is an example of the design-by-contract method☆14Dec 27, 2022Updated 3 years ago