parallella / openedaLinks
Open source EDA chip design flow
☆51Updated 8 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below
Sorting:
- ☆44Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Magic VLSI Layout Tool☆21Updated 6 years ago
- ☆95Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- ☆57Updated 2 years ago
- ☆114Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- FPGA tool performance profiling☆104Updated last year
- BAG framework☆41Updated last year
- An analytical VLSI placer☆29Updated 4 years ago
- ☆15Updated 4 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated last week
- Framework Open EDA Gui☆74Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Open Source PHY v2☆32Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆64Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- ☆90Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago