parallella/openeda external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

parallella/openeda

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/parallella/openeda)

Close

parallella / openedaView on GitHubMore

• External links
• Readme badge

Open source EDA chip design flow

☆51Mar 15, 2017Updated 9 years ago

Alternatives and similar repositories for openeda

Users that are interested in openeda are comparing it to the libraries listed below

• shininglion / corner_stitch

  View on GitHub
  Library of corner stitching structure
  ☆19Jun 3, 2015Updated 10 years ago
• asfhiolNick / NTU_PhysicalDesign_201902

  View on GitHub
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆11Jan 18, 2024Updated 2 years ago
• HanyMoussa / SPEF_EXTRACTOR

  View on GitHub
  A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.
  ☆17Sep 23, 2020Updated 5 years ago
• paripath / cdf

  View on GitHub
  Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format
  ☆13Feb 13, 2020Updated 6 years ago
• ekiwi / open-source-formal-verification-for-chisel

  View on GitHub
  ☆10Oct 15, 2021Updated 4 years ago
• tayo / GraphOps

  View on GitHub
  A Dataflow library for graph analytics acceleration
  ☆14Dec 15, 2015Updated 10 years ago
• CaiB / GDStoSVG

  View on GitHub
  Converts GDSII (IC layout database) files to SVG (Vector graphics) files.
  ☆13Feb 10, 2023Updated 3 years ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆194May 19, 2025Updated 10 months ago
• AUCOHL / OGRE

  View on GitHub
  Global Router Built for ICCAD Contest 2019
  ☆34Mar 20, 2020Updated 6 years ago
• webgme / webgme-dss

  View on GitHub
  DSML Specific WebGME GUI with support for designing and simulating Modelica systems
  ☆14Dec 29, 2022Updated 3 years ago
• erihsu / Sym-CTS

  View on GitHub
  symmetric clock tree synthesis for NTV IC design
  ☆11May 8, 2022Updated 3 years ago
• aspdac-submission-pcb-layout / PCBBenchmarks

  View on GitHub
  ☆25Aug 11, 2020Updated 5 years ago
• The-OpenROAD-Project / PcbRouter

  View on GitHub
  ☆35Jul 23, 2020Updated 5 years ago
• ben-marshall / verilog-parser

  View on GitHub
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆135Jul 17, 2019Updated 6 years ago
• Coloquinte / Coloquinte_placement

  View on GitHub
  An analytical VLSI placer
  ☆31Nov 22, 2021Updated 4 years ago
• lowRISC / lowrisc-nexys4

  View on GitHub
  FPGA demo for Digilent NEXYS 4 board
  ☆22Oct 2, 2019Updated 6 years ago
• OpenTimer / Parser-Verilog

  View on GitHub
  A Standalone Structural Verilog Parser
  ☆99Mar 31, 2022Updated 3 years ago
• pkuzjx / eda-collection

  View on GitHub
  ☆110Dec 5, 2019Updated 6 years ago
• nbulsi / also

  View on GitHub
  A logic synthesis tool
  ☆86Sep 8, 2025Updated 6 months ago
• OpenTimer / OpenTimer

  View on GitHub
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆691Dec 26, 2025Updated 2 months ago
• diadatp / sky130_rf_tools

  View on GitHub
  Guides and templates for using open source RF design tools with the SkyWater SKY130 process.
  ☆19Nov 13, 2020Updated 5 years ago
• ahmed-agiza / EDAViewer

  View on GitHub
  EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!
  ☆75Jan 6, 2023Updated 3 years ago
• julbouln / riscvsoc

  View on GitHub
  Mini RISC-V SOC
  ☆12Nov 13, 2015Updated 10 years ago
• jinwookjungs / lefdef_util

  View on GitHub
  A LEF/DEF Utility.
  ☆34Aug 15, 2019Updated 6 years ago
• foss-for-synopsys-dwc-arc-processors / binutils-gdb

  View on GitHub
  A mirror of the upstream binutils-gdb repository for ARC specific work
  ☆16Updated this week
• foss-for-synopsys-dwc-arc-processors / gcc

  View on GitHub
  The development tree for GCC for the Synopsys DesignWare ARC processor family
  ☆18Updated this week
• liyanqing1987 / libView

  View on GitHub
  libView is a GUI tool for library file cell information view and comparison.
  ☆26Jul 24, 2023Updated 2 years ago
• cmu15418 / assignment2

  View on GitHub
  ☆14Sep 22, 2018Updated 7 years ago
• jimwang99 / parser-for-chip-design

  View on GitHub
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆32Jun 13, 2015Updated 10 years ago
• foss-for-synopsys-dwc-arc-processors / openocd

  View on GitHub
  The development tree for OpenOCD for the Synopsys DesignWare ARC processor family
  ☆15Aug 18, 2023Updated 2 years ago
• x-epic / EpicSim

  View on GitHub
  EpicSim Project
  ☆71Mar 1, 2021Updated 5 years ago
• austinharris / gem5-riscv

  View on GitHub
  ☆14Jul 14, 2015Updated 10 years ago
• jinwookjungs / open_design_flow

  View on GitHub
  OpenDesign Flow Database
  ☆17Oct 31, 2018Updated 7 years ago
• woset-workshop / woset-workshop.github.io

  View on GitHub
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Nov 18, 2024Updated last year
• agurfinkel / btor2mlir

  View on GitHub
  BTOR2 MLIR project
  ☆26Jan 17, 2024Updated 2 years ago
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• TsaiAnson / verif

  View on GitHub
  ☆12May 20, 2021Updated 4 years ago
• bonfireprocessor / bonfire-cpu

  View on GitHub
  FPGA optimized RISC-V (RV32IM) implemenation
  ☆34Nov 1, 2020Updated 5 years ago
• lcchen008 / irreg-simd

  View on GitHub
  Artifact of paper "Exploiting Recent SIMD Architectural Advances for Irregular Applications"
  ☆11Jun 23, 2016Updated 9 years ago