Open source EDA chip design flow
☆51Mar 15, 2017Updated 9 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆18Sep 23, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆14Feb 10, 2023Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆196May 19, 2025Updated 11 months ago
- DSML Specific WebGME GUI with support for designing and simulating Modelica systems☆15Dec 29, 2022Updated 3 years ago
- ☆25Aug 11, 2020Updated 5 years ago
- ☆36Jul 23, 2020Updated 5 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- DISCONTINUED - Statistical Energy Analysis (SEA) module for FreeCAD.☆11Apr 17, 2013Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- ☆111Dec 5, 2019Updated 6 years ago
- A logic synthesis tool☆88Apr 20, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- ☆246Nov 30, 2016Updated 9 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Apr 22, 2026Updated last week
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- ☆14Sep 22, 2018Updated 7 years ago
- ☆16May 11, 2018Updated 7 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Nov 18, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Artifact of paper "Exploiting Recent SIMD Architectural Advances for Irregular Applications"☆11Jun 23, 2016Updated 9 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆16Mar 23, 2026Updated last month