Open source EDA chip design flow
☆51Mar 15, 2017Updated 9 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆18Sep 23, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆14Feb 10, 2023Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 10 months ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- DSML Specific WebGME GUI with support for designing and simulating Modelica systems☆15Dec 29, 2022Updated 3 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- ☆25Aug 11, 2020Updated 5 years ago
- ☆36Jul 23, 2020Updated 5 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- ☆110Dec 5, 2019Updated 6 years ago
- A logic synthesis tool☆86Sep 8, 2025Updated 7 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆695Dec 26, 2025Updated 3 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆246Nov 30, 2016Updated 9 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Updated this week
- The development tree for GCC for the Synopsys DesignWare ARC processor family☆18Updated this week
- libView is a GUI tool for library file cell information view and comparison.☆26Jul 24, 2023Updated 2 years ago
- ☆14Sep 22, 2018Updated 7 years ago
- ☆16May 11, 2018Updated 7 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆14Jul 14, 2015Updated 10 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago