Open source EDA chip design flow
☆51Mar 15, 2017Updated 8 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below
Sorting:
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- DISCONTINUED - Statistical Energy Analysis (SEA) module for FreeCAD.☆11Apr 17, 2013Updated 12 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 3 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- DSML Specific WebGME GUI with support for designing and simulating Modelica systems☆13Dec 29, 2022Updated 3 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Code associated with "Explore algorithms in Python with a GUI-based app" Webinar. http://www.oreilly.com/pub/e/3477☆13Aug 19, 2015Updated 10 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆13Feb 10, 2023Updated 3 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- A Julia implementation of Redux☆13May 2, 2021Updated 4 years ago
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆17Sep 23, 2020Updated 5 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 3 years ago
- ☆109Dec 5, 2019Updated 6 years ago
- Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…☆100Jan 17, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ☆16May 11, 2018Updated 7 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- ☆17Nov 4, 2024Updated last year
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆73Jan 6, 2023Updated 3 years ago
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated last year