parallella / openedaLinks
Open source EDA chip design flow
☆51Updated 8 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below
Sorting:
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- ☆44Updated 5 years ago
- ☆94Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- ☆106Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- EDA wiki☆53Updated 2 years ago
- An open multiple patterning framework☆79Updated last year
- ☆56Updated 2 years ago
- ASTRAN - Automatic Synthesis of Transistor Networks☆65Updated 3 years ago
- ☆113Updated 4 years ago
- Tools for working with circuits as graphs in python☆125Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Magic VLSI Layout Tool☆21Updated 6 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 9 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- A Python package for testing hardware (part of the magma ecosystem)☆45Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Framework Open EDA Gui☆69Updated 10 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- EpicSim Project☆71Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago