Open source EDA chip design flow
☆51Mar 15, 2017Updated 9 years ago
Alternatives and similar repositories for openeda
Users that are interested in openeda are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆19Sep 23, 2020Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Converts GDSII (IC layout database) files to SVG (Vector graphics) files.☆17Feb 10, 2023Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- symmetric clock tree synthesis for NTV IC design☆11May 8, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- ☆30Aug 11, 2020Updated 6 years ago
- DSML Specific WebGME GUI with support for designing and simulating Modelica systems☆15Dec 29, 2022Updated 3 years ago
- ☆36Jul 23, 2020Updated 6 years ago
- Mirror of Synopsys's Liberty parser library☆25Jul 6, 2018Updated 8 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- ☆113Dec 5, 2019Updated 6 years ago
- A logic synthesis tool☆90Aug 8, 2026Updated 3 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆714Dec 26, 2025Updated 8 months ago
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A mirror of the upstream binutils-gdb repository for ARC specific work☆16Updated this week
- Mini RISC-V SOC☆13Nov 13, 2015Updated 10 years ago
- ☆245Nov 30, 2016Updated 9 years ago
- ☆14Sep 22, 2018Updated 7 years ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- ☆16May 11, 2018Updated 8 years ago
- ☆14Jul 14, 2015Updated 11 years ago
- EpicSim Project☆71Mar 1, 2021Updated 5 years ago
- OpenDesign Flow Database