Simple Verilog Parser In Python
☆15Dec 31, 2017Updated 8 years ago
Alternatives and similar repositories for verilogparser
Users that are interested in verilogparser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple CLI Tool For Generating Available Telegram Usernames☆14Feb 4, 2018Updated 8 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 7 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Oct 4, 2026Updated last week
- 🎲 Lights Out Game☆45Dec 7, 2022Updated 3 years ago
- ☆15Jul 16, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Power grid analysis☆23Aug 5, 2020Updated 6 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- ☆17Nov 11, 2015Updated 10 years ago
- This is a tutorial on standard digital design flow☆86May 24, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- 📝 Today I Learned (TIL)☆16Oct 11, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SA:MP Pokemon GO☆13Jan 29, 2017Updated 9 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- 🔧 Simple script in python to convert CSV files to LaTeX table☆60Feb 10, 2018Updated 8 years ago
- 🔄 Natural Transformation Language for Java☆14Jul 1, 2016Updated 10 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- Use es6, nodejs and express☆13Feb 6, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Node.js bridge to the Espresso heuristic logic minimizer original C code☆41Dec 7, 2022Updated 3 years ago
- Review everyday☆14May 30, 2020Updated 6 years ago
- 基于phpQuery的知乎API 接口☆21Oct 23, 2016Updated 9 years ago
- Using C++ to build Nine Almonds, Checkers, Magic Square, Reversi , Chess, Tic Tac Toe Game.☆22Jul 27, 2016Updated 10 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆20Nov 10, 2017Updated 8 years ago
- Qt Project☆19Dec 6, 2017Updated 8 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Because sometimes just chat the hell up!☆18Sep 19, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- A lightweight python system dashboard written in cherry py delivered over the web.☆10Jun 2, 2026Updated 4 months ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- Autocomplete English word when typing.☆26Mar 18, 2023Updated 3 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Oct 4, 2026Updated last week
- Make Vim complete like a modern editor - does the right thing. Works with Ultisnips and neocomplete.☆20Apr 15, 2017Updated 9 years ago