Alternatives and similar repositories for verilogparser

Users that are interested in verilogparser are comparing it to the libraries listed below

• sepandhaghighi / telecheck

  View on GitHub
  Simple CLI Tool For Generating Available Telegram Usernames
  ☆15Feb 4, 2018Updated 8 years ago
• facebookresearch / veripy

  View on GitHub
  VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…
  ☆34Jan 12, 2026Updated last month
• controlpaths / verilog_parser

  View on GitHub
  A python based verilog parser
  ☆20Jun 5, 2020Updated 5 years ago
• AlexR1712 / Sarabot

  View on GitHub
  Telegram Chatbot with Artificial Intelligence using AIML (Spanish) as core.
  ☆11Sep 2, 2016Updated 9 years ago
• emmanouil-komninos / jtag_vip_uvm

  View on GitHub
  ☆12Nov 11, 2015Updated 10 years ago
• jiayi-wang98 / lpddr4_memory_controller

  View on GitHub
  ☆11Jul 28, 2022Updated 3 years ago
• AndiChiou / AMA

  View on GitHub
  Ask Me Anything at https://discourse.opengenus.org/
  ☆11Nov 14, 2016Updated 9 years ago
• muneebullashariff / pulpino_soc_uvm_testbench

  View on GitHub
  UVM testbench for verifying the Pulpino SoC
  ☆13Mar 23, 2020Updated 5 years ago
• pulp-platform / hier-icache

  View on GitHub
  ☆14Feb 24, 2025Updated 11 months ago
• embecosm / ri5cy

  View on GitHub
  The PULP RI5CY core modified for Verilator modeling and as a GDB server.
  ☆26Jan 11, 2019Updated 7 years ago
• lucasbento / likes

  View on GitHub
  🔥 Everything I liked
  ☆16May 30, 2017Updated 8 years ago
• ghaseminya / nasher-mvc-spring-security-blog-angular

  View on GitHub
  A blogging system written in Java,
  ☆16Jun 5, 2018Updated 7 years ago
• gauravtewari / python-to-verilog

  View on GitHub
  Generate a Verilog Source file and testbench file for a given Moore FSM
  ☆17Nov 18, 2012Updated 13 years ago
• y-t-bot / opensea-instant-outbidder-bidding-bot

  View on GitHub
  Cross platform Instant Outbidding Bot, Instant Outbidder Bot is designed to outbid all real-time bids within a second by percentage incre…
  ☆100Jan 17, 2023Updated 3 years ago
• sepandhaghighi / lightsout

  View on GitHub
  🎲 Lights Out Game
  ☆43Dec 7, 2022Updated 3 years ago
• The-OpenROAD-Project / PDNSim

  View on GitHub
  Power grid analysis
  ☆20Aug 5, 2020Updated 5 years ago
• bvolpato / mdmlang

  View on GitHub
  🔄 Natural Transformation Language for Java
  ☆14Jul 1, 2016Updated 9 years ago
• u4bi-dev / TIL

  View on GitHub
  📝 Today I Learned (TIL)
  ☆16Oct 11, 2017Updated 8 years ago
• tcr / rust-verilog

  View on GitHub
  Verilog parsing and generator crate.
  ☆21Apr 16, 2020Updated 5 years ago
• xdesigns / 4way-cache

  View on GitHub
  Verilog cache implementation of 4-way FIFO 16k Cache
  ☆20Dec 8, 2012Updated 13 years ago
• korolr / imageboard-engine-nodejs

  View on GitHub
  Use es6, nodejs and express
  ☆13Feb 6, 2017Updated 9 years ago
• yellekelyk / PyVerilog

  View on GitHub
  Python-based Verilog Parser (currently Netlist only)
  ☆54Apr 12, 2017Updated 8 years ago
• redchenjs / wujian100_open

  View on GitHub
  平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
  ☆22Sep 2, 2023Updated 2 years ago
• davidkebo / verilog-parser

  View on GitHub
  A verilog parser
  ☆19Apr 12, 2024Updated last year
• Nic30 / hwtHls

  View on GitHub
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆27Jan 21, 2026Updated 3 weeks ago
• brunocasanova / chathellup

  View on GitHub
  Because sometimes just chat the hell up!
  ☆18Sep 19, 2015Updated 10 years ago
• vinodpa / OpenProjects

  View on GitHub
  ☆25Feb 26, 2024Updated last year
• zhenglu0 / Object-Oriented-Software-Development

  View on GitHub
  Using C++ to build Nine Almonds, Checkers, Magic Square, Reversi , Chess, Tic Tac Toe Game.
  ☆21Jul 27, 2016Updated 9 years ago
• AngelTerrones / Algol

  View on GitHub
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆26Apr 6, 2019Updated 6 years ago
• intel / rohd-cosim

  View on GitHub
  Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators
  ☆27Jun 17, 2025Updated 7 months ago
• thinkoco / systemverilog-python

  View on GitHub
  Systemverilog DPI-C call Python function
  ☆28Mar 11, 2021Updated 4 years ago
• sepandhaghighi / gitfollow

  View on GitHub
  Github follower and following
  ☆28Oct 5, 2017Updated 8 years ago
• hydrosquall / sparky-website-tutorial

  View on GitHub
  Web development tutorial - HTML, CSS, and JS
  ☆14Aug 17, 2015Updated 10 years ago
• gmkhussain / frontend

  View on GitHub
  #ChallengeTime Front-End Toolkit with useful additional CSS and JS Scripts http://gmkhussain.github.io/frontend
  ☆28Jun 14, 2022Updated 3 years ago
• u4bi-dev / simple-angular4-threejs

  View on GitHub
  A Simple Three.js app in Angular4
  ☆26Oct 13, 2017Updated 8 years ago
• yfgeek / ZhihuAPI

  View on GitHub
  基于phpQuery的知乎API 接口
  ☆21Oct 23, 2016Updated 9 years ago
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• lewiz-support / LMAC_CORE2

  View on GitHub
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆40Apr 3, 2023Updated 2 years ago
• JoshuaEbenezer / FFT-cordic-HDL

  View on GitHub
  FFT implementation using CORDIC algorithm written in Verilog.
  ☆34Sep 6, 2018Updated 7 years ago