Simple Verilog Parser In Python
☆15Dec 31, 2017Updated 8 years ago
Alternatives and similar repositories for verilogparser
Users that are interested in verilogparser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple CLI Tool For Generating Available Telegram Usernames☆15Feb 4, 2018Updated 8 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated last month
- ☆12Nov 11, 2015Updated 10 years ago
- ☆14Feb 24, 2025Updated last year
- 🎲 Lights Out Game☆45Dec 7, 2022Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 🔥 Everything I liked☆16May 30, 2017Updated 8 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- Telegram Chatbot with Artificial Intelligence using AIML (Spanish) as core.☆11Sep 2, 2016Updated 9 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 8 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 6 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- Verilog parsing and generator crate.☆21Apr 16, 2020Updated 5 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- 📝 Today I Learned (TIL)☆16Oct 11, 2017Updated 8 years ago
- A blogging system written in Java,☆16Jun 5, 2018Updated 7 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- 🔧 Simple script in python to convert CSV files to LaTeX table☆60Feb 10, 2018Updated 8 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- 🔄 Natural Transformation Language for Java☆14Jul 1, 2016Updated 9 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Use es6, nodejs and express☆13Feb 6, 2017Updated 9 years ago
- A Node.js bridge to the Espresso heuristic logic minimizer original C code☆41Dec 7, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆30Sep 30, 2025Updated 5 months ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Because sometimes just chat the hell up!☆18Sep 19, 2015Updated 10 years ago
- 基于phpQuery的知乎API 接口☆21Oct 23, 2016Updated 9 years ago
- Using C++ to build Nine Almonds, Checkers, Magic Square, Reversi , Chess, Tic Tac Toe Game.☆21Jul 27, 2016Updated 9 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Nov 10, 2017Updated 8 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago