Simple Verilog Parser In Python
☆15Dec 31, 2017Updated 8 years ago
Alternatives and similar repositories for verilogparser
Users that are interested in verilogparser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple CLI Tool For Generating Available Telegram Usernames☆15Feb 4, 2018Updated 8 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Updated this week
- 🎲 Lights Out Game☆44Dec 7, 2022Updated 3 years ago
- 🔥 Everything I liked☆16May 30, 2017Updated 8 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jul 28, 2022Updated 3 years ago
- Telegram Chatbot with Artificial Intelligence using AIML (Spanish) as core.☆11Sep 2, 2016Updated 9 years ago
- Ask Me Anything at https://discourse.opengenus.org/☆11Nov 14, 2016Updated 9 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- Power grid analysis☆22Aug 5, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- 📝 Today I Learned (TIL)☆16Oct 11, 2017Updated 8 years ago
- A blogging system written in Java,☆16Jun 5, 2018Updated 7 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 10 years ago
- 🔧 Simple script in python to convert CSV files to LaTeX table☆60Feb 10, 2018Updated 8 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- 🔄 Natural Transformation Language for Java☆14Jul 1, 2016Updated 9 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆29May 14, 2026Updated last week
- ☆35Sep 30, 2025Updated 7 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Because sometimes just chat the hell up!☆18Sep 19, 2015Updated 10 years ago
- Using C++ to build Nine Almonds, Checkers, Magic Square, Reversi , Chess, Tic Tac Toe Game.☆22Jul 27, 2016Updated 9 years ago
- A lightweight python system dashboard written in cherry py delivered over the web.☆10May 8, 2026Updated 2 weeks ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆18Nov 10, 2017Updated 8 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29May 20, 2026Updated last week
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year