A simple dot file / graph generator for Verilog syntax trees.
☆23Jul 16, 2016Updated 9 years ago
Alternatives and similar repositories for verilog-dot
Users that are interested in verilog-dot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 6 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Feb 9, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆16Feb 5, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 9, 2025Updated 9 months ago
- Quickstart guide on Icarus Verilog.☆41Jun 18, 2020Updated 5 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Open Source PHY v2☆34Apr 25, 2024Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆19Nov 23, 2023Updated 2 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- Allows for boards other than Arduinos loaded with Firmata to be used with johnny-five☆23Oct 20, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Proposal for constexpr_allocator☆13Apr 5, 2017Updated 9 years ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- D3.js and ELK based schematic visualizer☆119Feb 27, 2024Updated 2 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆41Mar 7, 2025Updated last year
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- Mirror of tachyon-da cvc Verilog simulator☆53Mar 16, 2026Updated last month
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆11Apr 25, 2020Updated 6 years ago
- ☆17Mar 17, 2022Updated 4 years ago