A simple dot file / graph generator for Verilog syntax trees.
☆23Jul 16, 2016Updated 10 years ago
Alternatives and similar repositories for verilog-dot
Users that are interested in verilog-dot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated last year
- ☆17Feb 9, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 7 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Digital Circuit rendering engine☆40Oct 25, 2026Updated last week
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Quickstart guide on Icarus Verilog.☆42Jun 18, 2020Updated 6 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- Mirror of tachyon-da cvc Verilog simulator☆59Mar 16, 2026Updated 7 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- ☆17Oct 14, 2026Updated 3 weeks ago
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- ☆19Jul 9, 2025Updated last year
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆54Jan 13, 2021Updated 5 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- ☆43May 26, 2018Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal for constexpr_allocator☆13Apr 5, 2017Updated 9 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- WebRTC demos and samples☆12Jun 2, 2026Updated 5 months ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- uni-app version of https://x.com/ann_nnng/status/1991079810882265254☆13Nov 25, 2025Updated 11 months ago
- ☆10Oct 15, 2022Updated 4 years ago