A simple dot file / graph generator for Verilog syntax trees.
☆23Jul 16, 2016Updated 9 years ago
Alternatives and similar repositories for verilog-dot
Users that are interested in verilog-dot are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆17Feb 9, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 11 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆16Feb 5, 2026Updated last month
- ☆18Jul 9, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Quickstart guide on Icarus Verilog.☆41Jun 18, 2020Updated 5 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 4 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- ☆16Aug 15, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Lightweight image viewer (recovered copy)☆16Feb 23, 2026Updated last month
- Proposal for constexpr_allocator☆13Apr 5, 2017Updated 8 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 3 weeks ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- A graphical editor and event-driven simulator for digital circuits☆30Feb 15, 2022Updated 4 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆12Apr 18, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An LLVM based mini-C to Verilog High-level Synthesis tool☆40Mar 7, 2025Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆14Jan 27, 2026Updated 2 months ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago