A verilog parser
☆19Apr 12, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-parser
Users that are interested in verilog-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated 2 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆10Jan 23, 2025Updated last year
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- ☆16Jan 25, 2026Updated 9 months ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Library for Data Decision Diagrams and Set Decision Diagrams☆16Sep 10, 2025Updated last year
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 这是俺最近搞的，可以从百度地图上爬取一些城市的地点信息和路线规划用来做旅游推荐( ﹁ ﹁ ) ~→SQL文件会在月底左右加上的( •̀ ω •́ )y☆13Aug 24, 2019Updated 7 years ago
- The Python implementation of Tradaboost classifier and regressor☆14May 6, 2018Updated 8 years ago
- In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY…☆28Dec 17, 2020Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Official implementation of the paper "HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package" accepted @ DDECS 2023.☆15Jul 11, 2025Updated last year
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- This repository contains the training material for Tapeout Pakistan OpenLane workshop conducted by MERL-UIT.☆10Oct 23, 2021Updated 5 years ago