A verilog parser
☆19Apr 12, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-parser
Users that are interested in verilog-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- NES/FC 模拟器☆19Apr 26, 2024Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Mirror of tachyon-da cvc Verilog simulator☆57Mar 16, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The Python implementation of Tradaboost classifier and regressor☆14May 6, 2018Updated 8 years ago
- 这是俺最近搞的，可以从百度地图上爬取一些城市的地点信息和路线规划用来做旅游推荐( ﹁ ﹁ ) ~→SQL文件会在月底左右加上的( •̀ ω •́ )y☆13Aug 24, 2019Updated 7 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- EbnfStudio can be used to edit and analyze EBNF grammars.☆90Jun 18, 2026Updated 2 months ago
- Lightweight image viewer (recovered copy)☆17Feb 23, 2026Updated 6 months ago
- ☆22Oct 5, 2024Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY…☆28Dec 17, 2020Updated 5 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- A graphical editor and event-driven simulator for digital circuits☆35Feb 15, 2022Updated 4 years ago
- libCircuit is a C++ Library for EDA software development☆19Sep 27, 2018Updated 7 years ago
- ☆38Sep 30, 2025Updated 11 months ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago