A verilog parser
☆19Apr 12, 2024Updated 2 years ago
Alternatives and similar repositories for verilog-parser
Users that are interested in verilog-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- NES/FC 模拟器☆19Apr 26, 2024Updated 2 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆25Jun 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A very small ARM9 simulator written in Java.☆13Jan 8, 2013Updated 13 years ago
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆32Dec 31, 2019Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Official implementation of the paper "HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package" accepted @ DDECS 2023.☆14Jul 11, 2025Updated last year
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆15Jun 26, 2024Updated 2 years ago
- The Python implementation of Tradaboost classifier and regressor☆14May 6, 2018Updated 8 years ago
- 这是俺最近搞的，可以从百度地图上爬取一些城市的地点信息和路线规划用来做旅游推荐( ﹁ ﹁ ) ~→SQL文件会在月底左右加上的( •̀ ω •́ )y☆13Aug 24, 2019Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- A dense, clearly defined, and small guide to interaction design☆12Dec 22, 2021Updated 4 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- EbnfStudio can be used to edit and analyze EBNF grammars.☆90Jun 18, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆14Jan 27, 2016Updated 10 years ago
- In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY…☆28Dec 17, 2020Updated 5 years ago
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- Library for Data Decision Diagrams and Set Decision Diagrams☆16Sep 10, 2025Updated 10 months ago
- ☆18Apr 5, 2015Updated 11 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- A graphical editor and event-driven simulator for digital circuits☆35Feb 15, 2022Updated 4 years ago