Read-only release history for Verilog-Perl
☆14Jan 8, 2015Updated 11 years ago
Alternatives and similar repositories for Verilog-Perl
Users that are interested in Verilog-Perl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆17Sep 5, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆11Jun 7, 2018Updated 7 years ago
- Monitor esxi hardware metrics output to json☆12May 11, 2018Updated 8 years ago
- Rust crate for fetching active mounts and swaps on a Linux system☆17Oct 23, 2025Updated 7 months ago
- ☆27Mar 17, 2026Updated 2 months ago
- A tool to whitelist USB devices to prevent data leaks☆16Jan 25, 2018Updated 8 years ago
- Python-based IP-XACT parser and utilities☆144Jun 13, 2024Updated last year
- Accellera SystemC Releases and Patches☆13Feb 3, 2018Updated 8 years ago
- Timing Diagram Stencil for Microsoft Visio 2010 (and other versions)☆12Aug 13, 2016Updated 9 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A workspace for hacking on riscv crates☆13Mar 1, 2019Updated 7 years ago
- Textual numeric datatypes for PostgreSQL☆10Updated this week
- trivial transparent SMTP proxy☆13Dec 6, 2022Updated 3 years ago
- Simple udev based scripts for [un]locking the screen using a USB drive☆12Jun 1, 2015Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Write Perl subroutines in other programming languages☆19Jul 10, 2025Updated 10 months ago
- Converts Mbox mailboxes to Maildir format☆10Jun 15, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Jul 4, 2023Updated 2 years ago
- Derived from https://sourceforge.net/projects/v2kparse☆45Sep 10, 2015Updated 10 years ago
- ☆15Aug 30, 2019Updated 6 years ago
- rdebath/PuTTY, but with real TrueColor support. Might make clean patch when I have the time.☆14Jun 11, 2015Updated 10 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Portable, single-file, PRNG library implementing the xoshiro256** algorithm☆20Sep 16, 2018Updated 7 years ago
- AE-solver and Skolemizer☆17Dec 9, 2024Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Procedurally generated fire animation