A basic documentation generator for Verilog, similar to Doxygen.
☆13Aug 5, 2016Updated 10 years ago
Alternatives and similar repositories for verilog-doc
Users that are interested in verilog-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jul 9, 2025Updated last year
- ☆10Apr 8, 2021Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- ☆31Jun 13, 2021Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Half-precision floating point for NumPy☆13Nov 10, 2010Updated 15 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- Open Source Hardware Designs for working with DisplayPort and intercepting AUX signals.☆21Oct 17, 2019Updated 7 years ago
- Modulation and Arbitrary Waveform Generator☆20Feb 16, 2021Updated 5 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated 2 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆32Mar 26, 2017Updated 9 years ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 6 months ago
- ☆10May 26, 2023Updated 3 years ago
- Flappy Bird core for MiSTer, MiST, DeMiSTify, Pocket, Xilinx, GoWin, ...☆21Aug 4, 2023Updated 3 years ago
- Very tiny TOML parser in C☆28Nov 10, 2025Updated 11 months ago
- ☆14Jun 30, 2019Updated 7 years ago
- 🏆 Amazon Best Seller | Full-stack AI NPU Design (Python, Verilog, ISA, FPGA) Vol.2 Coming Soon!☆31Mar 3, 2026Updated 7 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated last month
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 10 years ago
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Aug 8, 2022Updated 4 years ago
- moderngpu algorithms for C++ shaders☆16Mar 3, 2021Updated 5 years ago
- UVM interactive debug library☆36Feb 28, 2026Updated 7 months ago
- A collection of Opal Kelly provided design resources☆19Jun 15, 2026Updated 4 months ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago