jomonkjoy / Tool-Make-ScriptLinks
Synopsys Design compiler, VCS and Tetra-MAX
☆19Updated 7 years ago
Alternatives and similar repositories for Tool-Make-Script
Users that are interested in Tool-Make-Script are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- ☆26Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- ☆29Updated 5 years ago
- ☆20Updated 2 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- ☆14Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- DOULOS Easier UVM Code Generator☆36Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆21Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆70Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago