jomonkjoy / Tool-Make-ScriptLinks
Synopsys Design compiler, VCS and Tetra-MAX
☆18Updated 7 years ago
Alternatives and similar repositories for Tool-Make-Script
Users that are interested in Tool-Make-Script are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆50Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- DOULOS Easier UVM Code Generator☆34Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- ☆28Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆21Updated 5 years ago
- ☆20Updated 2 years ago
- ☆51Updated 2 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆33Updated 6 years ago
- ☆20Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- my UVM training projects☆33Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago