Synopsys Design compiler, VCS and Tetra-MAX
☆19May 29, 2018Updated 7 years ago
Alternatives and similar repositories for Tool-Make-Script
Users that are interested in Tool-Make-Script are comparing it to the libraries listed below
Sorting:
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 10 months ago
- ☆21Mar 11, 2026Updated last week
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆27Apr 29, 2024Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Feb 27, 2026Updated 3 weeks ago
- Some useful documents of Synopsys☆95Nov 5, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆22Jun 30, 2025Updated 8 months ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆36Jan 18, 2022Updated 4 years ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆10Aug 30, 2024Updated last year
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- Black Duck Detect plugin for Jenkins☆12Nov 25, 2025Updated 3 months ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Aug 18, 2023Updated 2 years ago