Synopsys Design compiler, VCS and Tetra-MAX
☆19May 29, 2018Updated 7 years ago
Alternatives and similar repositories for Tool-Make-Script
Users that are interested in Tool-Make-Script are comparing it to the libraries listed below
Sorting:
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- ☆21Feb 20, 2026Updated last week
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- ☆10Apr 8, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 4 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Nov 7, 2019Updated 6 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆52Feb 18, 2026Updated last week
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- A sophisticated register bit view tool, which can easily realize the conversion between 10 base, 16 base and 2 base, and is convenient to…☆17Nov 16, 2022Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- This is a tutorial on standard digital design flow☆83May 24, 2021Updated 4 years ago
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- Some useful documents of Synopsys☆96Nov 5, 2021Updated 4 years ago
- ☆48Aug 23, 2023Updated 2 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- Example files for the book FPGA SIMULATION☆23Apr 6, 2017Updated 8 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆21Mar 12, 2024Updated last year
- ☆10Aug 30, 2024Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago