rochus-keller / Verilog
This is the Verilog 2005 parser used by VerilogCreator
☆12Updated 5 years ago
Alternatives and similar repositories for Verilog:
Users that are interested in Verilog are comparing it to the libraries listed below
- A Verilog Synthesis Regression Test☆37Updated last year
- IRSIM switch-level simulator for digital circuits☆32Updated 10 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆32Updated this week
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆18Updated 4 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated last week
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 10 months ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 4 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- An open-source custom cache generator.☆33Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆36Updated 2 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Benchmarks for Yosys development☆23Updated 5 years ago
- The specification for the FIRRTL language☆52Updated this week
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- ☆55Updated 2 years ago
- Debuggable hardware generator☆68Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- ☆10Updated last year