This is the Verilog 2005 parser used by VerilogCreator
☆15May 19, 2019Updated 6 years ago
Alternatives and similar repositories for Verilog
Users that are interested in Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LolaCreator is a QtCreator based IDE for Lola-2☆16Aug 8, 2022Updated 3 years ago
- Parser, code model, navigable browser and VM for the SOM Smalltalk dialect☆30Aug 8, 2022Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- This is the Lola-2 parser used by LolaCreator☆14Apr 24, 2019Updated 7 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- GN meta-build system parser, static code model and navigable code browser☆13Aug 8, 2022Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- EbnfStudio can be used to edit and analyze EBNF grammars.☆87May 18, 2024Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆18Apr 23, 2026Updated last week
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 3 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆24Feb 22, 2023Updated 3 years ago
- A compiler for the Algol W programming language.☆17Apr 28, 2026Updated last week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated last month
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Version 1.0 Date Published: 11/05/2002. The Shared Source CLI is a compressed archive of the source code to a working implementation of t…☆23Nov 20, 2017Updated 8 years ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated last month
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- VISTA & RPMS Programming Book☆11May 16, 2024Updated last year
- ☆20Oct 28, 2024Updated last year
- Ancient Turbo Pascal source code for programs and units with lots of inline assembly code.☆33May 7, 2023Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- fast & easy way to upload files via telnet to esp8266 running nodemcu☆10Jan 18, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 3 years ago
- SOM++ - C++ implementation of the Simple Object Machine Smalltalk☆17Aug 19, 2025Updated 8 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Gardens Point Component Pascal is an implementation of the Component Pascal Language (CP). There are implementations for both the CLR and…☆69Dec 10, 2023Updated 2 years ago
- ☆11Mar 19, 2023Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Dec 27, 2020Updated 5 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago