This is the Verilog 2005 parser used by VerilogCreator
☆15May 19, 2019Updated 6 years ago
Alternatives and similar repositories for Verilog
Users that are interested in Verilog are comparing it to the libraries listed below
Sorting:
- LolaCreator is a QtCreator based IDE for Lola-2☆15Aug 8, 2022Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- This is the Lola-2 parser used by LolaCreator☆13Apr 24, 2019Updated 6 years ago
- Parser, code model, navigable browser and VM for the SOM Smalltalk dialect☆30Aug 8, 2022Updated 3 years ago
- GN meta-build system parser, static code model and navigable code browser☆13Aug 8, 2022Updated 3 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- ☆17Nov 4, 2024Updated last year
- ☆19Oct 28, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- chipy hdl☆17Apr 5, 2018Updated 7 years ago
- EbnfStudio can be used to edit and analyze EBNF grammars.☆85May 18, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆31Oct 12, 2025Updated 4 months ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Zonnon compiler for .NET (Moved from https://zonnon.codeplex.com/)☆33Jan 30, 2020Updated 6 years ago
- Gardens Point Component Pascal is an implementation of the Component Pascal Language (CP). There are implementations for both the CLR and…☆68Dec 10, 2023Updated 2 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Optimized RISC-V FP emulation for 32-bit processors☆36May 26, 2021Updated 4 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆14May 24, 2025Updated 9 months ago
- Ancient Turbo Pascal source code for programs and units with lots of inline assembly code.☆33May 7, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Balance Calculator for Oxygen Not Included☆11Jan 4, 2022Updated 4 years ago
- A clone of FD (File & Directory tool) by T.Shirai☆16Jan 29, 2014Updated 12 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago