This is the Verilog 2005 parser used by VerilogCreator
☆15May 19, 2019Updated 7 years ago
Alternatives and similar repositories for Verilog
Users that are interested in Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parser, code model, navigable browser and VM for the SOM Smalltalk dialect☆31Aug 8, 2022Updated 3 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- This is the Lola-2 parser used by LolaCreator☆14Apr 24, 2019Updated 7 years ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- GN meta-build system parser, static code model and navigable code browser☆13Aug 8, 2022Updated 3 years ago
- EbnfStudio can be used to edit and analyze EBNF grammars.☆89Jun 18, 2026Updated 2 weeks ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆25Feb 22, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A compiler for the Algol W programming language.☆17Jun 11, 2026Updated 3 weeks ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Jun 26, 2026Updated last week
- In love with Atalanta☆15Feb 28, 2025Updated last year
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- libFirm regression testsuite☆19Apr 29, 2020Updated 6 years ago
- Python sequencer for Gamelan music☆11Mar 10, 2022Updated 4 years ago
- ☆18Nov 4, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Version 1.0 Date Published: 11/05/2002. The Shared Source CLI is a compressed archive of the source code to a working implementation of t…☆23Nov 20, 2017Updated 8 years ago
- Port of an unofficial EPFL LaTeX template to Typst.☆17Feb 25, 2025Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- VISTA & RPMS Programming Book☆10May 16, 2024Updated 2 years ago
- ☆21Oct 28, 2024Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Copy of ETHZ repository at ftp://ftp.gwdg.de/pub/languages/oberon/ftp.inf.ethz.ch/☆12Mar 7, 2020Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated 2 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- SOM++ - C++ implementation of the Simple Object Machine Smalltalk☆18Jul 1, 2026Updated last week
- Gardens Point Component Pascal is an implementation of the Component Pascal Language (CP). There are implementations for both the CLR and…☆69Dec 10, 2023Updated 2 years ago
- ☆11Mar 19, 2023Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago