rochus-keller / VerilogLinks
This is the Verilog 2005 parser used by VerilogCreator
☆12Updated 6 years ago
Alternatives and similar repositories for Verilog
Users that are interested in Verilog are comparing it to the libraries listed below
Sorting:
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- A Verilog Synthesis Regression Test☆37Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- ☆18Updated 4 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆36Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆47Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- ☆33Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆10Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago