lowRISC Style Guides
☆542Jul 8, 2026Updated 2 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆627Jan 3, 2026Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,942Updated this week
- Common SystemVerilog components☆801Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,706Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,357Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,297Aug 26, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,068Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated last month
- A dependency management tool for hardware projects.☆393Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,519Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆639Sep 14, 2026Updated last week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆652Dec 24, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆62Jul 25, 2026Updated last month
- AMBA AXI VIP☆478Jun 28, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenTitan: Open source silicon root of trust☆3,662Updated this week
- The UVM written in Python☆570Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆328Sep 15, 2026Updated last week
- RISC-V Verification Interface☆162Jun 11, 2026Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,128Updated this week
- SystemVerilog compiler and language services☆1,147Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,953Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆40Jun 24, 2026Updated 3 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- VeeR EL2 Core☆345Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated last month
- ☆225Aug 16, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Sep 12, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆834Updated this week