lowRISC Style Guides
☆516Jul 2, 2026Updated this week
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago
- Common SystemVerilog components☆764Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code generation tool for control and status registers☆461Updated this week
- Random instruction generator for RISC-V processor verification☆1,320Apr 3, 2026Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- A dependency management tool for hardware projects.☆378Jun 25, 2026Updated last week
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆988Nov 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- An abstraction library for interfacing EDA tools☆774Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆636Dec 24, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenTitan: Open source silicon root of trust☆3,502Updated this week
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆46Jul 11, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆314Jun 26, 2026Updated last week
- The UVM written in Python☆558Updated this week
- A Fast, Low-Overhead On-chip Network☆315Updated this week
- RISC-V Verification Interface☆155Jun 11, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- VeeR EL2 Core☆341Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- This is the repository for the IEEE version of the book☆83Sep 29, 2020Updated 5 years ago