lowRISC Style Guides
☆545Jul 8, 2026Updated 3 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆631Jan 3, 2026Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,722Sep 24, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,366Sep 21, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,106Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆730Sep 14, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,542Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆658Dec 24, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆63Jul 25, 2026Updated 2 months ago
- AMBA AXI VIP☆481Oct 1, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenTitan: Open source silicon root of trust☆3,696Updated this week
- The UVM written in Python☆572Oct 6, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆331Sep 15, 2026Updated 3 weeks ago
- RISC-V Verification Interface☆168Sep 25, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- SystemVerilog compiler and language services☆1,163Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆43Jun 24, 2026Updated 3 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- VeeR EL2 Core☆346Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆500May 8, 2026Updated 5 months ago
- ☆226Aug 16, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆837Updated this week