lowRISC Style Guides
☆479Nov 6, 2025Updated 3 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆713Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- SystemVerilog compiler and language services☆961Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆608Dec 24, 2021Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆29Oct 12, 2025Updated 4 months ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- OpenTitan: Open source silicon root of trust☆3,152Updated this week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 7 months ago
- The UVM written in Python☆504Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- A dependency management tool for hardware projects.☆347Updated this week
- RISC-V Verification Interface☆142Jan 28, 2026Updated last month
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- This is the repository for the IEEE version of the book☆80Sep 29, 2020Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- ☆209Mar 6, 2025Updated 11 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- ☆118Nov 11, 2025Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago