lowRISC Style Guides
☆493Nov 6, 2025Updated 5 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- Common SystemVerilog components☆733Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,213May 26, 2025Updated 10 months ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆371Apr 7, 2026Updated last week
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆361Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆671Apr 3, 2026Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆616Dec 24, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆516Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆587Apr 7, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,280Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AMBA AXI VIP☆453Jun 28, 2024Updated last year
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 9 months ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆306Apr 1, 2026Updated last week
- SystemVerilog compiler and language services☆1,002Apr 7, 2026Updated last week
- RISC-V Verification Interface☆146Mar 27, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The UVM written in Python☆525Apr 7, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆279Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆287Nov 25, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- VeeR EL2 Core☆329Mar 12, 2026Updated last month
- This is the repository for the IEEE version of the book☆81Sep 29, 2020Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆472May 15, 2025Updated 10 months ago