Alternatives and similar repositories for style-guides:

Users that are interested in style-guides are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆568Updated last week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,256Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆313Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆439Updated 3 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆521Updated last week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆419Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆475Updated 2 months ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆394Updated 9 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆254Updated last year
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆362Updated 8 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆525Updated 3 years ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆519Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆324Updated 11 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆274Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆608Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆678Updated last month
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆490Updated 4 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆611Updated 2 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆293Updated 3 years ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,049Updated 2 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,097Updated 2 months ago