lowRISC Style Guides
☆553Jul 8, 2026Updated 3 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,159Updated this week
- Random instruction generator for RISC-V processor verification☆1,376Oct 28, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UVM written in Python☆573Updated this week
- An abstraction library for interfacing EDA tools☆804Sep 15, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆739Updated this week
- OpenTitan: Open source silicon root of trust☆3,741Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆658Dec 24, 2021Updated 4 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- ☆227Aug 16, 2026Updated 2 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆650Updated this week
- SystemVerilog compiler and language services☆1,176Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆44Jun 24, 2026Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆333Sep 15, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,060Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆292Nov 25, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,170Feb 27, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week