lowRISC Style Guides
☆487Nov 6, 2025Updated 4 months ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- Common SystemVerilog components☆728Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,265Mar 5, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- A dependency management tool for hardware projects.☆357Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆663Mar 8, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆32Oct 12, 2025Updated 5 months ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆611Dec 24, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆502Mar 16, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- OpenTitan: Open source silicon root of trust☆3,238Mar 17, 2026Updated last week
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 8 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- RISC-V Verification Interface☆145Mar 6, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- The UVM written in Python☆514Mar 17, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆286Nov 25, 2019Updated 6 years ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- This is the repository for the IEEE version of the book☆80Sep 29, 2020Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- SystemVerilog language server☆567Updated this week