lowRISC Style Guides
☆496Apr 21, 2026Updated 2 weeks ago
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- A dependency management tool for hardware projects.☆365Updated this week
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆622Dec 24, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Apr 27, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OpenTitan: Open source silicon root of trust☆3,328Apr 28, 2026Updated last week
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆308Apr 1, 2026Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,027Updated this week
- RISC-V Verification Interface☆150Mar 27, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The UVM written in Python☆537Apr 27, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- VeeR EL2 Core☆335Updated this week
- This is the repository for the IEEE version of the book☆81Sep 29, 2020Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 2 weeks ago