lowRISC Style Guides
☆528Jul 8, 2026Updated last month
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,910Updated this week
- Common SystemVerilog components☆782Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,657Aug 5, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Code generation tool for control and status registers☆465Jul 16, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,343Apr 3, 2026Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,013Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- A dependency management tool for hardware projects.☆384Updated this week
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆993Nov 15, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆709Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆646Dec 24, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆788Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆59Jul 25, 2026Updated 3 weeks ago
- AMBA AXI VIP☆472Jun 28, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenTitan: Open source silicon root of trust☆3,597Updated this week
- The UVM written in Python☆566Updated this week
- RISC-V Verification Interface☆158Jun 11, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,066Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆38Jun 24, 2026Updated last month
- SystemVerilog compiler and language services☆1,115Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,846Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- VeeR EL2 Core☆343Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆494May 8, 2026Updated 3 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆423Aug 3, 2026Updated last week
- ☆223May 30, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Updated this week
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated last month