lowRISC Style Guides
☆512Apr 21, 2026Updated last month
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- A dependency management tool for hardware projects.☆375Updated this week
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆37Oct 12, 2025Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆631Dec 24, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆544Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenTitan: Open source silicon root of trust☆3,447Updated this week
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆306Updated this week
- SystemVerilog compiler and language services☆1,068Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- The UVM written in Python☆550Updated this week
- RISC-V Verification Interface☆153Jun 8, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- This is the repository for the IEEE version of the book☆82Sep 29, 2020Updated 5 years ago