lowRISC Style Guides
☆533Jul 8, 2026Updated last month
Alternatives and similar repositories for style-guides
Users that are interested in style-guides are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆622Jan 3, 2026Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,928Updated this week
- Common SystemVerilog components☆793Aug 21, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,680Aug 27, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,352Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,283Aug 26, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated 3 weeks ago
- A dependency management tool for hardware projects.☆389Updated this week
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆715Aug 13, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,489Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆648Dec 24, 2021Updated 4 years ago
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆61Jul 25, 2026Updated last month
- AMBA AXI VIP☆474Jun 28, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OpenTitan: Open source silicon root of trust☆3,627Updated this week
- The UVM written in Python☆569Updated this week
- RISC-V Verification Interface☆160Jun 11, 2026Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,091Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆39Jun 24, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,128Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,900Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog AXI components for FPGA implementation☆2,128Feb 27, 2025Updated last year
- VeeR EL2 Core☆341Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated last month
- ☆225Aug 16, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month