Alternatives and similar repositories for style-guides

Users that are interested in style-guides are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆443Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆637Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆653Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆276Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆593Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆516Updated 5 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆559Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆413Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆436Updated 2 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆336Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆357Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆407Updated last week
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆386Updated 11 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆572Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 5 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆497Updated 3 years ago
• svunit / svunit
  ☆204Updated 4 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆316Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆193Updated 8 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆402Updated 2 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆316Updated last month
• accellera-official / uvm-core
  ☆90Updated 10 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆276Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,339Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆400Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆505Updated 8 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆251Updated 12 years ago