CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆291Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Customized UVM Report Server☆41Feb 10, 2020Updated 6 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆310Jun 26, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Oct 2, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,955Sep 23, 2026Updated 2 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- ☆13Aug 22, 2022Updated 4 years ago
- AMBA AXI VIP☆478Oct 1, 2026Updated last week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆82Oct 22, 2024Updated last year
- SystemC Reference Implementation☆694Sep 8, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog compiler and language services☆1,157Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- Network on Chip Implementation written in SytemVerilog☆213Aug 27, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆629Jan 3, 2026Updated 9 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆657Dec 24, 2021Updated 4 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated 3 weeks ago
- RISC-V SystemC-TLM simulator☆361Feb 20, 2026Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- A modeling library with virtual components for SystemC and TLM simulators☆204Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated 2 weeks ago