Alternatives and similar repositories for logic

Users that are interested in logic are comparing it to the libraries listed below

• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆261Updated last month
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆201Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆422Updated last month
• svunit / svunit
  ☆208Updated 7 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆234Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆344Updated last week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆235Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 8 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆593Updated 6 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆304Updated 3 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆117Updated 3 weeks ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆250Updated 3 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆150Updated 2 weeks ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆285Updated last week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆218Updated this week
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆256Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆468Updated this week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆341Updated last week
• olofk / ipyxact
  Python-based IP-XACT parser
  ☆138Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆613Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆409Updated 3 weeks ago
• subbdue / systemverilog.io
  Code used in
  ☆197Updated 8 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆163Updated last month
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆596Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆716Updated last week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆311Updated last year
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆296Updated 2 weeks ago