tymonx / logicLinks
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆282Updated 5 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below
Sorting:
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- ☆208Updated 7 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆235Updated this week
- UVM 1.2 port to Python☆253Updated 8 months ago
- Xilinx Tcl Store☆368Updated 2 weeks ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆250Updated 3 weeks ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆285Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- The UVM written in Python☆468Updated this week
- Build Customized FPGA Implementations for Vivado☆341Updated last week
- Python-based IP-XACT parser☆138Updated last year
- AXI interface modules for Cocotb☆293Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- Code used in☆197Updated 8 years ago
- Unit testing for cocotb☆163Updated last month
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- A simple, basic, formally verified UART controller☆311Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago