CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆286Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below
Sorting:
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Customized UVM Report Server☆42Feb 10, 2020Updated 6 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆75Jan 14, 2021Updated 5 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- SystemVerilog compiler and language services☆961Updated this week
- SystemC Reference Implementation☆646Dec 2, 2025Updated 3 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Common SystemVerilog components☆713Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆608Dec 24, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago