tymonx / logicLinks
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆275Updated 5 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below
Sorting:
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 7 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆218Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated 3 weeks ago
- ☆201Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- Bus bridges and other odds and ends☆560Updated last month
- UVM 1.2 port to Python☆251Updated 3 months ago
- Control and status register code generator toolchain☆137Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- The UVM written in Python☆429Updated last month
- A simple, basic, formally verified UART controller☆303Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆208Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Common SystemVerilog components☆623Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- AXI interface modules for Cocotb☆261Updated last year
- Python-based IP-XACT parser☆132Updated 11 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated 2 weeks ago
- Xilinx Tcl Store☆358Updated 2 weeks ago
- Unit testing for cocotb☆160Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated 3 weeks ago
- HDL symbol generator☆189Updated 2 years ago