CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆290Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Customized UVM Report Server☆41Feb 10, 2020Updated 6 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆300Jun 26, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆138Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,894Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,437Jul 2, 2026Updated 2 weeks ago
- ☆13Aug 22, 2022Updated 3 years ago
- AMBA AXI VIP☆467Jun 28, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 2 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆81Oct 22, 2024Updated last year
- SystemC Reference Implementation☆680Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog compiler and language services☆1,089Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jun 22, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- Code generation tool for control and status registers☆462Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆71Feb 13, 2025Updated last year
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆613Jan 3, 2026Updated 6 months ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆641Dec 24, 2021Updated 4 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Updated this week
- RISC-V SystemC-TLM simulator☆356Feb 20, 2026Updated 5 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆311Jun 19, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,449Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆380Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Common SystemVerilog components☆766Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆194Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- A generic class library in SystemVerilog☆90May 20, 2021Updated 5 years ago
- Repurposing existing HDL tools to help writing better code☆225Jun 21, 2026Updated last month