Alternatives and similar repositories for logic

Users that are interested in logic are comparing it to the libraries listed below

• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆269Updated last month
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆207Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆434Updated 4 months ago
• svunit / svunit
  ☆207Updated 10 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆242Updated 4 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆254Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆354Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 11 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆243Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 9 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆118Updated 3 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆312Updated 6 months ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆263Updated 7 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆369Updated last month
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆352Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆491Updated 2 weeks ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆164Updated last month
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated last week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆221Updated 3 weeks ago
• subbdue / systemverilog.io
  Code used in
  ☆200Updated 8 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆165Updated last month
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆142Updated last year
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆419Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆474Updated 2 months ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆299Updated this week
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆319Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆135Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆439Updated last week