tymonx / logicLinks
CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆275Updated 5 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below
Sorting:
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆242Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆199Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- The UVM written in Python☆434Updated 2 months ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- ☆201Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆254Updated 3 months ago
- Common SystemVerilog components☆627Updated last week
- Build Customized FPGA Implementations for Vivado☆327Updated this week
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated last month
- UVM 1.2 port to Python☆252Updated 4 months ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆209Updated this week
- An abstraction library for interfacing EDA tools☆696Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated this week
- Control and status register code generator toolchain☆138Updated last month
- AXI interface modules for Cocotb☆267Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆277Updated last month
- Style guide enforcement for VHDL☆211Updated 2 months ago
- A simple, basic, formally verified UART controller☆304Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆212Updated last week