CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
☆292Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for logic
Users that are interested in logic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Virtio implementation in SystemVerilog☆50Jan 23, 2018Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- Customized UVM Report Server☆41Feb 10, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- ☆13Aug 22, 2022Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆83Oct 22, 2024Updated 2 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Constrained random stimuli generation for C++ and SystemC☆54Nov 29, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Jan 14, 2021Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆632Jan 3, 2026Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC Reference Implementation☆698Sep 8, 2026Updated last month
- SystemVerilog compiler and language services☆1,173Updated this week
- AMBA AXI VIP☆481Oct 1, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- A generic class library in SystemVerilog☆91May 20, 2021Updated 5 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- Contains the code examples from The UVM Primer Book sorted by chapters.☆658Dec 24, 2021Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- Lightweight unit testing framework for C/C++ projects. Suitable for embedded devices.☆20Feb 21, 2017Updated 9 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year